Home
last modified time | relevance | path

Searched refs:DIDT_TD_CTRL0__PHASE_OFFSET_MASK (Results 1 – 9 of 9) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/powerplay/hwmgr/
Dsmu7_powertune.c187 …{ ixDIDT_TD_CTRL0, DIDT_TD_CTRL0__PHASE_OFFSET_MASK, DIDT_TD…
329 …{ ixDIDT_TD_CTRL0, DIDT_TD_CTRL0__PHASE_OFFSET_MASK, DIDT_TD…
471 …{ ixDIDT_TD_CTRL0, DIDT_TD_CTRL0__PHASE_OFFSET_MASK, DIDT_TD…
615 …{ ixDIDT_TD_CTRL0, DIDT_TD_CTRL0__PHASE_OFFSET_MASK, DIDT_TD…
799 …{ ixDIDT_TD_CTRL0, DIDT_TD_CTRL0__PHASE_OFFSET_MASK, DIDT_TD…
Dvega10_powertune.c224 …{ ixDIDT_TD_CTRL0, DIDT_TD_CTRL0__PHASE_OFFSET_MASK, DIDT_TD_CTRL0__PHASE_OFF…
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_7_2_sh_mask.h18359 #define DIDT_TD_CTRL0__PHASE_OFFSET_MASK 0xc macro
Dgfx_8_1_sh_mask.h21203 #define DIDT_TD_CTRL0__PHASE_OFFSET_MASK 0xc macro
Dgfx_8_0_sh_mask.h20597 #define DIDT_TD_CTRL0__PHASE_OFFSET_MASK 0xc macro
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_sh_mask.h29184 #define DIDT_TD_CTRL0__PHASE_OFFSET_MASK … macro
Dgc_9_2_1_sh_mask.h30692 #define DIDT_TD_CTRL0__PHASE_OFFSET_MASK … macro
Dgc_9_1_sh_mask.h30418 #define DIDT_TD_CTRL0__PHASE_OFFSET_MASK … macro
Dgc_10_1_0_sh_mask.h43451 #define DIDT_TD_CTRL0__PHASE_OFFSET_MASK … macro