Home
last modified time | relevance | path

Searched refs:CurrentChannelBW (Results 1 – 18 of 18) sorted by relevance

/Linux-v5.4/drivers/staging/rtl8723bs/hal/
Drtl8723b_phycfg.c690 pHalData->CurrentChannelBW, in PHY_GetTxPowerIndex()
770 pHalData->CurrentChannelBW, in phy_GetSecondaryChnl_8723B()
775 if (pHalData->CurrentChannelBW == CHANNEL_WIDTH_80) { in phy_GetSecondaryChnl_8723B()
805 } else if (pHalData->CurrentChannelBW == CHANNEL_WIDTH_40) { in phy_GetSecondaryChnl_8723B()
811 pHalData->CurrentChannelBW, in phy_GetSecondaryChnl_8723B()
835 phy_SetRegBW_8723B(Adapter, pHalData->CurrentChannelBW); in phy_PostSetBwMode8723B()
844 switch (pHalData->CurrentChannelBW) { in phy_PostSetBwMode8723B()
880 PHY_RF6052SetBandwidth8723B(Adapter, pHalData->CurrentChannelBW); in phy_PostSetBwMode8723B()
910 pHalData->CurrentChannelBW); in phy_SwChnlAndSetBwMode8723B()
943 enum CHANNEL_WIDTH tmpBW = pHalData->CurrentChannelBW; in PHY_HandleSwChnlAndSetBW8723B()
[all …]
Dhal_com_phycfg.c935 pHalData->CurrentChannelBW, in PHY_SetTxPowerIndexByRateSection()
942 pHalData->CurrentChannelBW, in PHY_SetTxPowerIndexByRateSection()
949 pHalData->CurrentChannelBW, in PHY_SetTxPowerIndexByRateSection()
956 pHalData->CurrentChannelBW, in PHY_SetTxPowerIndexByRateSection()
963 pHalData->CurrentChannelBW, in PHY_SetTxPowerIndexByRateSection()
970 pHalData->CurrentChannelBW, in PHY_SetTxPowerIndexByRateSection()
978 pHalData->CurrentChannelBW, in PHY_SetTxPowerIndexByRateSection()
987 pHalData->CurrentChannelBW, in PHY_SetTxPowerIndexByRateSection()
995 pHalData->CurrentChannelBW, in PHY_SetTxPowerIndexByRateSection()
1003 pHalData->CurrentChannelBW, in PHY_SetTxPowerIndexByRateSection()
Drtl8723b_dm.c112 ODM_CmnInfoHook(pDM_Odm, ODM_CMNINFO_BW, &(pHalData->CurrentChannelBW)); in Update_ODM_ComInfo_8723b()
Drtl8723b_hal_init.c2887 if (pHalData->CurrentChannelBW == CHANNEL_WIDTH_80) { in BWMapping_8723B()
2894 } else if (pHalData->CurrentChannelBW == CHANNEL_WIDTH_40) { in BWMapping_8723B()
2915 if (pHalData->CurrentChannelBW == CHANNEL_WIDTH_80) { in SCMapping_8723B()
2937 } else if (pHalData->CurrentChannelBW == CHANNEL_WIDTH_40) { in SCMapping_8723B()
Dhal_btcoex.c483 else if (pHalData->CurrentChannelBW == CHANNEL_WIDTH_20) in halbtcoutsrc_Get()
/Linux-v5.4/drivers/staging/rtl8188eu/hal/
Drf.c132 if (adapt->HalData->CurrentChannelBW == HT_CHANNEL_WIDTH_20) in getpowerbase88e()
183 else if (hal_data->CurrentChannelBW == HT_CHANNEL_WIDTH_20) in get_rx_power_val_by_reg()
186 if (hal_data->CurrentChannelBW == HT_CHANNEL_WIDTH_40) in get_rx_power_val_by_reg()
Dphy.c210 switch (hal_data->CurrentChannelBW) { in phy_set_bw_mode_callback()
227 switch (hal_data->CurrentChannelBW) { in phy_set_bw_mode_callback()
250 rtl88eu_phy_rf6052_set_bandwidth(adapt, hal_data->CurrentChannelBW); in phy_set_bw_mode_callback()
257 enum ht_channel_width tmp_bw = hal_data->CurrentChannelBW; in rtw_hal_set_bwmode()
259 hal_data->CurrentChannelBW = bandwidth; in rtw_hal_set_bwmode()
265 hal_data->CurrentChannelBW = tmp_bw; in rtw_hal_set_bwmode()
Drtl8188e_dm.c101 dm_odm->pBandWidth = (u8 *)&hal_data->CurrentChannelBW; in Update_ODM_ComInfo_88E()
/Linux-v5.4/drivers/staging/rtl8192e/rtl8192e/
Drtl_dm.c363 if (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) { in _rtl92e_dm_check_rate_adaptive()
378 LowRSSIThreshForRA = (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) ? in _rtl92e_dm_check_rate_adaptive()
382 LowRSSIThreshForRA = (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) ? in _rtl92e_dm_check_rate_adaptive()
386 LowRSSIThreshForRA = (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) ? in _rtl92e_dm_check_rate_adaptive()
456 if (priv->CurrentChannelBW == HT_CHANNEL_WIDTH_20 || in _rtl92e_dm_bandwidth_autoswitch()
762 if (priv->CurrentChannelBW == HT_CHANNEL_WIDTH_20) in _rtl92e_dm_tx_power_tracking_callback_tssi()
890 if (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) in _rtl92e_dm_tx_power_tracking_cb_thermal()
1401 if (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) in _rtl92e_dm_ctrl_initgain_byrssi_false_alarm()
1438 if (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) in _rtl92e_dm_ctrl_initgain_byrssi_false_alarm()
1469 if (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) in _rtl92e_dm_ctrl_initgain_byrssi_highpwr()
[all …]
Dr8192E_phy.c1050 switch (priv->CurrentChannelBW) { in _rtl92e_cck_tx_power_track_bw_switch_tssi()
1121 switch (priv->CurrentChannelBW) { in _rtl92e_cck_tx_power_track_bw_switch_thermal()
1159 priv->CurrentChannelBW == HT_CHANNEL_WIDTH_20 ? in _rtl92e_set_bw_mode_work_item()
1173 switch (priv->CurrentChannelBW) { in _rtl92e_set_bw_mode_work_item()
1186 priv->CurrentChannelBW); in _rtl92e_set_bw_mode_work_item()
1190 switch (priv->CurrentChannelBW) { in _rtl92e_set_bw_mode_work_item()
1227 priv->CurrentChannelBW); in _rtl92e_set_bw_mode_work_item()
1237 rtl92e_set_bandwidth(dev, priv->CurrentChannelBW); in _rtl92e_set_bw_mode_work_item()
1270 priv->CurrentChannelBW = Bandwidth; in rtl92e_set_bw_mode()
Dr8192E_dev.c1203 if (priv->CurrentChannelBW == HT_CHANNEL_WIDTH_20_40) { in rtl92e_fill_tx_desc()
2275 && (((priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) && in rtl92e_is_rx_stuck()
2277 || ((priv->CurrentChannelBW == HT_CHANNEL_WIDTH_20) && in rtl92e_is_rx_stuck()
2282 } else if ((((priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) && in rtl92e_is_rx_stuck()
2284 ((priv->CurrentChannelBW == HT_CHANNEL_WIDTH_20) && in rtl92e_is_rx_stuck()
Drtl_core.h340 enum ht_channel_width CurrentChannelBW; member
/Linux-v5.4/drivers/staging/rtl8192u/
Dr819xU_phy.c1467 priv->CurrentChannelBW == HT_CHANNEL_WIDTH_20?"20MHz":"40MHz"); in rtl8192_SetBWModeWorkItem()
1478 switch (priv->CurrentChannelBW) { in rtl8192_SetBWModeWorkItem()
1494 priv->CurrentChannelBW); in rtl8192_SetBWModeWorkItem()
1499 switch (priv->CurrentChannelBW) { in rtl8192_SetBWModeWorkItem()
1564 priv->CurrentChannelBW); in rtl8192_SetBWModeWorkItem()
1578 phy_set_rf8256_bandwidth(dev, priv->CurrentChannelBW); in rtl8192_SetBWModeWorkItem()
1617 priv->CurrentChannelBW = bandwidth; in rtl8192_SetBWMode()
Dr8192U_dm.c320 if (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) { in dm_check_rate_adaptive()
341 LowRSSIThreshForRA = (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) ? in dm_check_rate_adaptive()
345 LowRSSIThreshForRA = (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) ? in dm_check_rate_adaptive()
349 LowRSSIThreshForRA = (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) ? in dm_check_rate_adaptive()
429 …if (priv->CurrentChannelBW == HT_CHANNEL_WIDTH_20 || !priv->ieee80211->bandwidth_auto_switch.bauto… in dm_bandwidth_autoswitch()
608 if (priv->CurrentChannelBW == HT_CHANNEL_WIDTH_20) in dm_TXPowerTrackingCallback_TSSI()
725 if (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) /* 40M */ in dm_TXPowerTrackingCallback_ThermalMeter()
1756 if (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) { in dm_ctrl_initgain_byrssi_by_fwfalse_alarm()
1814 if (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) { in dm_ctrl_initgain_byrssi_by_fwfalse_alarm()
1885 if (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) { in dm_ctrl_initgain_byrssi_highpwr()
[all …]
Dr8192U.h956 enum ht_channel_width CurrentChannelBW; member
Dr8192U_core.c1478 if (priv->CurrentChannelBW == HT_CHANNEL_WIDTH_20_40) { in rtl8192_tx()
2954 …((priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20 && priv->undecorated_smoothed_pwdb >= RATE_ADAPTIV… in HalRxCheckStuck819xUsb()
2955 …(priv->CurrentChannelBW == HT_CHANNEL_WIDTH_20 && priv->undecorated_smoothed_pwdb >= RATE_ADAPTIVE… in HalRxCheckStuck819xUsb()
2960 …} else if (((priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20 && priv->undecorated_smoothed_pwdb < RA… in HalRxCheckStuck819xUsb()
2961 …(priv->CurrentChannelBW == HT_CHANNEL_WIDTH_20 && priv->undecorated_smoothed_pwdb < RATE_ADAPTIVE_… in HalRxCheckStuck819xUsb()
/Linux-v5.4/drivers/staging/rtl8188eu/include/
Drtl8188e_hal.h193 enum ht_channel_width CurrentChannelBW; member
/Linux-v5.4/drivers/staging/rtl8723bs/include/
Dhal_data.h191 enum CHANNEL_WIDTH CurrentChannelBW; member