Searched refs:Clock (Results 1 – 25 of 394) sorted by relevance
12345678910>>...16
| /Linux-v5.4/drivers/clk/mediatek/ |
| D | Kconfig | 3 # MediaTek Clock Drivers
5 menu "Clock driver for MediaTek SoC"
15 bool "Clock driver for MediaTek MT2701"
23 bool "Clock driver for MediaTek MT2701 mmsys"
29 bool "Clock driver for MediaTek MT2701 imgsys"
35 bool "Clock driver for MediaTek MT2701 vdecsys"
41 bool "Clock driver for MediaTek MT2701 hifsys"
47 bool "Clock driver for MediaTek MT2701 ethsys"
53 bool "Clock driver for MediaTek MT2701 bdpsys"
59 bool "Clock driver for Mediatek MT2701 audsys"
[all …]
|
| /Linux-v5.4/drivers/clk/imx/ |
| D | Kconfig | 12 bool "IMX8MM CCM Clock Driver"
15 Build the driver for i.MX8MM CCM Clock Driver
18 bool "IMX8MN CCM Clock Driver"
21 Build the driver for i.MX8MN CCM Clock Driver
24 bool "IMX8MQ CCM Clock Driver"
27 Build the driver for i.MX8MQ CCM Clock Driver
30 bool "IMX8QXP SCU Clock"
|
| /Linux-v5.4/drivers/clk/qcom/ |
| D | Kconfig | 31 tristate "MSM8916 APCS Clock Controller"
34 Support for the APCS Clock Controller on msm8916 devices. The
40 tristate "RPM based Clock Controller"
53 tristate "RPM over SMD based Clock Controller"
66 tristate "RPMh Clock Driver"
75 tristate "APQ8084 Global Clock Controller"
83 tristate "APQ8084 Multimedia Clock Controller"
92 tristate "IPQ4019 Global Clock Controller"
99 tristate "IPQ806x Global Clock Controller"
106 tristate "IPQ806x LPASS Clock Controller"
[all …]
|
| /Linux-v5.4/drivers/clk/ |
| D | Kconfig | 23 menu "Common Clock Framework"
27 tristate "Clock driver for WM831x/2x PMICs"
43 tristate "Clock driver for Maxim 77620/77686/77802 MFD"
50 tristate "Maxim 9485 Programmable Clock Generator"
53 This driver supports Maxim 9485 Programmable Audio Clock Generator
56 tristate "Clock driver for RK805/RK808/RK809/RK817/RK818"
64 tristate "Clock driver for Hi655x" if EXPERT
74 tristate "Clock driver controlled via SCMI interface"
84 tristate "Clock driver controlled via SCPI interface"
94 tristate "Clock driver for SiLabs 5341 and 5340 A/B/C/D devices"
[all …]
|
| /Linux-v5.4/drivers/clk/hisilicon/ |
| D | Kconfig | 3 tristate "HI3516CV300 Clock Driver"
11 tristate "Hi3519 Clock Driver"
19 bool "Hi3660 Clock Driver"
26 bool "Hi3670 Clock Driver"
33 tristate "Hi3798CV200 Clock Driver"
41 bool "Hi6220 Clock Driver"
55 bool "Hi6220 Stub Clock Driver" if EXPERT
63 bool "Hi3660 Stub Clock Driver" if EXPERT
|
| /Linux-v5.4/Documentation/devicetree/bindings/clock/ |
| D | mvebu-gated-clock.txt | 1 * Gated Clock bindings for Marvell EBU SoCs
11 ID Clock Peripheral
14 1 pex0_en PCIe 0 Clock out
15 2 pex1_en PCIe 1 Clock out
28 ID Clock Peripheral
33 5 pex0 PCIe 0 Clock out
34 6 pex1 PCIe 1 Clock out
55 ID Clock Peripheral
82 ID Clock Peripheral
96 ID Clock Peripheral
[all …]
|
| D | imx7ulp-clock.txt | 1 * Clock bindings for Freescale i.MX7ULP
3 i.MX7ULP Clock functions are under joint control of the System
4 Clock Generation (SCG) modules, Peripheral Clock Control (PCC)
18 System Clock Generation (SCG) modules:
20 The System Clock Generation (SCG) is responsible for clock generation
36 Peripheral Clock Control (PCC) modules:
38 The Peripheral Clock Control (PCC) is responsible for clock selection,
|
| D | renesas,r8a7778-cpg-clocks.txt | 1 * Renesas R8A7778 Clock Pulse Generator (CPG)
5 The CPG also provides a Clock Domain for SoC devices, in combination with the
17 SoC devices that are part of the CPG/MSTP Clock Domain and can be power-managed
39 - CPG/MSTP Clock Domain member device node:
|
| D | renesas,r8a7779-cpg-clocks.txt | 1 * Renesas R8A7779 Clock Pulse Generator (CPG)
5 The CPG also provides a Clock Domain for SoC devices, in combination with the
19 SoC devices that are part of the CPG/MSTP Clock Domain and can be power-managed
41 - CPG/MSTP Clock Domain member device node:
|
| D | renesas,emev2-smu.txt | 1 Device tree Clock bindings for Renesas EMMA Mobile EV2
15 "Serial clock generator" in fig."Clock System Overview" of the manual,
27 Clock gating node shown as "Clock stop processing block" in the
28 fig."Clock System Overview" of the manual.
|
| D | renesas,rz-cpg-clocks.txt | 1 * Renesas RZ/A1 Clock Pulse Generator (CPG)
5 The CPG also provides a Clock Domain for SoC devices, in combination with the
21 SoC devices that are part of the CPG/MSTP Clock Domain and can be power-managed
43 - CPG/MSTP Clock Domain member device node:
|
| D | dove-divider-clock.txt | 9 ID Clock
18 - reg : shall be the register address of the Core PLL and Clock Divider
20 Core PLL and Clock Divider Control 1 register. Thus, it will have
|
| D | renesas,rcar-gen2-cpg-clocks.txt | 1 * Renesas R-Car Gen2 Clock Pulse Generator (CPG)
5 The CPG also provides a Clock Domain for SoC devices, in combination with the
28 SoC devices that are part of the CPG/MSTP Clock Domain and can be power-managed
52 - CPG/MSTP Clock Domain member device node:
|
| D | mvebu-core-clock.txt | 1 * Core Clock bindings for Marvell MVEBU SoCs
30 3 = hclk (SDRAM Controller Internal Clock)
31 4 = dclk (SDRAM Interface Clock)
32 5 = refclk (Reference Clock)
38 3 = mpll (MPLL Clock)
|
| D | armada3700-periph-clock.txt | 1 * Peripheral Clock bindings for Marvell Armada 37xx SoCs
13 ID Clock name Description
34 ID Clock name Description
55 - reg : must be the register address of North/South Bridge Clock register
|
| D | cs2000-cp.txt | 1 CIRRUS LOGIC Fractional-N Clock Synthesizer & Clock Multiplier
|
| D | efm32-clock.txt | 1 * Clock bindings for Energy Micro efm32 Giant Gecko's Clock Management Unit
|
| D | zynq-7000.txt | 1 Device Tree Clock bindings for the Zynq 7000 EPP
9 == Clock Controller ==
31 Clock inputs:
40 Clock outputs:
|
| D | imx8qxp-lpcg.txt | 1 * NXP i.MX8QXP LPCG (Low-Power Clock Gating) Clock bindings
3 The Low-Power Clock Gate (LPCG) modules contain a local programming
|
| D | at91-clock.txt | 1 Device Tree Clock bindings for arch-at91
7 Slow Clock controller:
15 at91 SCKC (Slow Clock Controller)
|
| D | actions,owl-cmu.txt | 1 * Actions Semi Owl Clock Management Unit (CMU)
3 The Actions Semi Owl Clock Management Unit generates and supplies clock
34 Example: Clock Management Unit node:
|
| /Linux-v5.4/drivers/iio/frequency/ |
| D | Kconfig | 5 # Clock Distribution device drivers
12 menu "Clock Generator/Distribution"
15 tristate "Analog Devices AD9523 Low Jitter Clock Generator"
19 Clock Generator. The driver provides direct access via sysfs.
|
| /Linux-v5.4/drivers/clk/versatile/ |
| D | Kconfig | 6 bool "Clock driver for ARM Reference designs"
18 bool "Clock driver for ARM SP810 System Controller"
26 bool "Clock driver for Versatile Express OSC clock generators"
|
| /Linux-v5.4/Documentation/input/devices/ |
| D | amijoy.rst | 129 | 0 | M0H | JOY0DAT Horizontal Clock |
131 | 1 | M0HQ | JOY0DAT Horizontal Clock (quadrature) |
133 | 2 | M0V | JOY0DAT Vertical Clock |
135 | 3 | M0VQ | JOY0DAT Vertical Clock (quadrature) |
137 | 4 | M1V | JOY1DAT Horizontal Clock |
139 | 5 | M1VQ | JOY1DAT Horizontal Clock (quadrature) |
141 | 6 | M1V | JOY1DAT Vertical Clock |
143 | 7 | M1VQ | JOY1DAT Vertical Clock (quadrature) |
|
| /Linux-v5.4/Documentation/devicetree/bindings/rtc/ |
| D | pcf8563.txt | 1 * Philips PCF8563/Epson RTC8564 Real Time Clock
3 Philips PCF8563/Epson RTC8564 Real Time Clock
|
12345678910>>...16
