Home
last modified time | relevance | path

Searched refs:CLK_TOP_AUD_2_SEL (Results 1 – 5 of 5) sorted by relevance

/Linux-v5.4/include/dt-bindings/clock/
Dmt8173-clk.h120 #define CLK_TOP_AUD_2_SEL 110 macro
Dmt2712-clk.h157 #define CLK_TOP_AUD_2_SEL 126 macro
/Linux-v5.4/drivers/clk/mediatek/
Dclk-mt2712.c799 MUX_GATE(CLK_TOP_AUD_2_SEL, "aud_2_sel",
Dclk-mt8173.c581 MUX_GATE(CLK_TOP_AUD_2_SEL, "aud_2_sel", aud_2_parents, 0x00b0, 0, 2, 7),
/Linux-v5.4/arch/arm64/boot/dts/mediatek/
Dmt8173.dtsi799 <&topckgen CLK_TOP_AUD_2_SEL>;