Searched refs:CLK_MM_MDP_WROT0 (Results 1 – 12 of 12) sorted by relevance
| /Linux-v5.4/drivers/clk/mediatek/ |
| D | clk-mt8183-mm.c | 53 GATE_MM0(CLK_MM_MDP_WROT0, "mm_mdp_wrot0", "mm_sel", 17),
|
| D | clk-mt6797-mm.c | 57 GATE_MM0(CLK_MM_MDP_WROT0, "mm_mdp_wrot0", "mm_sel", 12),
|
| D | clk-mt6779-mm.c | 52 GATE_MM0(CLK_MM_MDP_WROT0, "mm_mdp_wrot0", "mm_sel", 17),
|
| D | clk-mt2712-mm.c | 74 GATE_MM0(CLK_MM_MDP_WROT0, "mm_mdp_wrot0", "mm_sel", 12),
|
| D | clk-mt8173.c | 799 GATE_MM0(CLK_MM_MDP_WROT0, "mm_mdp_wrot0", "mm_sel", 12),
|
| /Linux-v5.4/include/dt-bindings/clock/ |
| D | mt6797-clk.h | 227 #define CLK_MM_MDP_WROT0 13 macro
|
| D | mt8173-clk.h | 260 #define CLK_MM_MDP_WROT0 12 macro
|
| D | mt2712-clk.h | 313 #define CLK_MM_MDP_WROT0 12 macro
|
| D | mt6779-clk.h | 358 #define CLK_MM_MDP_WROT0 18 macro
|
| D | mt8183-clk.h | 326 #define CLK_MM_MDP_WROT0 17 macro
|
| /Linux-v5.4/Documentation/devicetree/bindings/media/ |
| D | mediatek-mdp.txt | 90 clocks = <&mmsys CLK_MM_MDP_WROT0>;
|
| /Linux-v5.4/arch/arm64/boot/dts/mediatek/ |
| D | mt8173.dtsi | 971 clocks = <&mmsys CLK_MM_MDP_WROT0>;
|
