Home
last modified time | relevance | path

Searched refs:CLK_MM_DISP_SPLIT0 (Results 1 – 5 of 5) sorted by relevance

/Linux-v5.4/drivers/clk/mediatek/
Dclk-mt2712-mm.c90 GATE_MM0(CLK_MM_DISP_SPLIT0, "mm_disp_split0", "mm_sel", 28),
Dclk-mt8173.c815 GATE_MM0(CLK_MM_DISP_SPLIT0, "mm_disp_split0", "mm_sel", 28),
/Linux-v5.4/include/dt-bindings/clock/
Dmt8173-clk.h276 #define CLK_MM_DISP_SPLIT0 28 macro
Dmt2712-clk.h329 #define CLK_MM_DISP_SPLIT0 28 macro
/Linux-v5.4/arch/arm64/boot/dts/mediatek/
Dmt8173.dtsi1099 clocks = <&mmsys CLK_MM_DISP_SPLIT0>;