Home
last modified time | relevance | path

Searched refs:CLKID_FCLK_DIV3 (Results 1 – 14 of 14) sorted by relevance

/Linux-v5.4/include/dt-bindings/clock/
Daxg-clkc.h14 #define CLKID_FCLK_DIV3 3 macro
Dmeson8b-clkc.h15 #define CLKID_FCLK_DIV3 6 macro
Dg12a-clkc.h14 #define CLKID_FCLK_DIV3 3 macro
Dgxbb-clkc.h13 #define CLKID_FCLK_DIV3 5 macro
/Linux-v5.4/Documentation/devicetree/bindings/clock/
Damlogic,axg-audio-clkc.txt45 <&clkc CLKID_FCLK_DIV3>,
/Linux-v5.4/arch/arm64/boot/dts/amlogic/
Dmeson-gxm.dtsi114 assigned-clock-parents = <&clkc CLKID_FCLK_DIV3>,
Dmeson-gxl.dtsi755 assigned-clock-parents = <&clkc CLKID_FCLK_DIV3>,
Dmeson-gxbb.dtsi755 assigned-clock-parents = <&clkc CLKID_FCLK_DIV3>,
Dmeson-g12-common.dtsi1444 assigned-clock-parents = <&clkc CLKID_FCLK_DIV3>,
1493 <&clkc CLKID_FCLK_DIV3>,
Dmeson-axg.dtsi1147 <&clkc CLKID_FCLK_DIV3>,
/Linux-v5.4/drivers/clk/meson/
Dmeson8b.c2663 [CLKID_FCLK_DIV3] = &meson8b_fclk_div3.hw,
2868 [CLKID_FCLK_DIV3] = &meson8b_fclk_div3.hw,
3084 [CLKID_FCLK_DIV3] = &meson8b_fclk_div3.hw,
Daxg.c1161 [CLKID_FCLK_DIV3] = &axg_fclk_div3.hw,
Dgxbb.c2691 [CLKID_FCLK_DIV3] = &gxbb_fclk_div3.hw,
2903 [CLKID_FCLK_DIV3] = &gxbb_fclk_div3.hw,
Dg12a.c3952 [CLKID_FCLK_DIV3] = &g12a_fclk_div3.hw,
4172 [CLKID_FCLK_DIV3] = &g12a_fclk_div3.hw,
4421 [CLKID_FCLK_DIV3] = &g12a_fclk_div3.hw,