| /Linux-v5.4/drivers/net/ethernet/smsc/ |
| D | smc9194.h | 60 #define BANK_SELECT 14 macro
204 #define SMC_SELECT_BANK(x) { outw( x, ioaddr + BANK_SELECT ); }
|
| D | smc91c92_cs.c | 145 #define BANK_SELECT 14 /* Window select register. */ macro
146 #define SMC_SELECT_BANK(x) { outw(x, ioaddr + BANK_SELECT); }
770 if (inw(ioaddr + BANK_SELECT) >> 8 != 0x33) { in check_sig()
787 if ((inw(ioaddr + BANK_SELECT) >> 8 == 0x33) && in check_sig()
1035 save = inw(ioaddr + BANK_SELECT); in smc_dump()
1043 outw(save, ioaddr + BANK_SELECT); in smc_dump()
1053 dev->name, dev, inw(dev->base_addr + BANK_SELECT)); in smc_open()
1088 dev->name, inw(ioaddr + BANK_SELECT)); in smc_close()
1360 saved_bank = inw(ioaddr + BANK_SELECT); in smc_interrupt()
1618 saved_bank = inw(ioaddr + BANK_SELECT); in smc_set_xcvr()
[all …]
|
| D | smc9194.c | 868 bank = inw( ioaddr + BANK_SELECT ); in smc_probe()
875 outw( 0x0, ioaddr + BANK_SELECT ); in smc_probe()
876 bank = inw( ioaddr + BANK_SELECT ); in smc_probe()
1327 saved_bank = inw( ioaddr + BANK_SELECT ); in smc_interrupt()
|
| D | smc91x.h | 484 #define BANK_SELECT (14 << SMC_IO_SHIFT) macro
927 #define SMC_CURRENT_BANK(lp) SMC_inw(ioaddr, BANK_SELECT)
934 SMC_outw(lp, x, ioaddr, BANK_SELECT); \
|
| /Linux-v5.4/drivers/gpu/drm/amd/amdgpu/ |
| D | gfxhub_v2_0.c | 155 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 12); in gfxhub_v2_0_init_cache_regs()
159 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 9); in gfxhub_v2_0_init_cache_regs()
|
| D | gfxhub_v1_0.c | 158 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 12); in gfxhub_v1_0_init_cache_regs()
162 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 9); in gfxhub_v1_0_init_cache_regs()
|
| D | mmhub_v2_0.c | 141 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 12); in mmhub_v2_0_init_cache_regs()
145 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 9); in mmhub_v2_0_init_cache_regs()
|
| D | mmhub_v1_0.c | 186 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 12); in mmhub_v1_0_init_cache_regs()
190 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 9); in mmhub_v1_0_init_cache_regs()
|
| D | mmhub_v9_4.c | 223 tmp = REG_SET_FIELD(tmp, VML2PF0_VM_L2_CNTL3, BANK_SELECT, 12); in mmhub_v9_4_init_cache_regs()
227 tmp = REG_SET_FIELD(tmp, VML2PF0_VM_L2_CNTL3, BANK_SELECT, 9); in mmhub_v9_4_init_cache_regs()
|
| D | gmc_v7_0.c | 623 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, field); in gmc_v7_0_gart_enable()
|
| D | gmc_v8_0.c | 851 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, field); in gmc_v8_0_gart_enable()
|
| D | sid.h | 388 #define BANK_SELECT(x) ((x) << 0) macro
|
| /Linux-v5.4/drivers/net/ethernet/microchip/ |
| D | encx24j600_hw.h | 22 #define BANK_SELECT(bank) (0xC0 | ((bank & (BANK_MASK >> BANK_SHIFT)) << 1)) macro
|
| D | encx24j600-regmap.c | 29 int bank_opcode = BANK_SELECT(bank); in encx24j600_switch_bank()
|
| /Linux-v5.4/drivers/gpu/drm/radeon/ |
| D | rv770.c | 914 WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2)); in rv770_pcie_gart_enable()
960 WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2)); in rv770_pcie_gart_disable()
991 WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2)); in rv770_agp_enable()
|
| D | rv770d.h | 651 #define BANK_SELECT(x) ((x) << 0) macro
|
| D | nid.h | 121 #define BANK_SELECT(x) ((x) << 0) macro
|
| D | sid.h | 386 #define BANK_SELECT(x) ((x) << 0) macro
|
| D | cikd.h | 504 #define BANK_SELECT(x) ((x) << 0) macro
|
| D | evergreen.c | 2414 WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2)); in evergreen_pcie_gart_enable()
2467 WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2)); in evergreen_pcie_gart_disable()
2497 WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2)); in evergreen_agp_enable()
|
| D | evergreend.h | 1159 #define BANK_SELECT(x) ((x) << 0) macro
|
| D | ni.c | 1302 BANK_SELECT(6) | in cayman_pcie_gart_enable()
|
| D | si.c | 4313 BANK_SELECT(4) | in si_pcie_gart_enable()
|
| D | cik.c | 5461 BANK_SELECT(4) | in cik_pcie_gart_enable()
|
