Searched refs:ARM_SMMU_GR0_ID7 (Results 1 – 2 of 2) sorted by relevance
121 reg = arm_smmu_gr0_read(smmu, ARM_SMMU_GR0_ID7); in arm_mmu500_reset()
77 #define ARM_SMMU_GR0_ID7 0x3c macro