Home
last modified time | relevance | path

Searched refs:ARCH_DMA_MINALIGN (Results 1 – 23 of 23) sorted by relevance

/Linux-v5.4/arch/mips/include/asm/mach-ip32/
Dkmalloc.h7 #define ARCH_DMA_MINALIGN 32 macro
9 #define ARCH_DMA_MINALIGN 128 macro
/Linux-v5.4/arch/arm64/mm/
Ddma-mapping.c45 WARN_TAINT(!coherent && cls > ARCH_DMA_MINALIGN, in arch_setup_dma_ops()
49 ARCH_DMA_MINALIGN, cls); in arch_setup_dma_ops()
/Linux-v5.4/arch/arm64/include/asm/
Dcache.h48 #define ARCH_DMA_MINALIGN (128) macro
87 return cwg ? 4 << cwg : ARCH_DMA_MINALIGN; in cache_line_size_of_cpu()
/Linux-v5.4/include/linux/
Dslab.h207 #if defined(ARCH_DMA_MINALIGN) && ARCH_DMA_MINALIGN > 8
208 #define ARCH_KMALLOC_MINALIGN ARCH_DMA_MINALIGN
209 #define KMALLOC_MIN_SIZE ARCH_DMA_MINALIGN
210 #define KMALLOC_SHIFT_LOW ilog2(ARCH_DMA_MINALIGN)
Ddma-mapping.h752 #ifdef ARCH_DMA_MINALIGN in dma_get_cache_alignment()
753 return ARCH_DMA_MINALIGN; in dma_get_cache_alignment()
/Linux-v5.4/arch/mips/include/asm/mach-generic/
Dkmalloc.h10 #define ARCH_DMA_MINALIGN 128 macro
/Linux-v5.4/arch/mips/include/asm/mach-tx49xx/
Dkmalloc.h5 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/Linux-v5.4/arch/nds32/include/asm/
Dcache.h10 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/Linux-v5.4/arch/unicore32/include/asm/
Dcache.h22 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/Linux-v5.4/arch/m68k/include/asm/
Dcache.h12 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/Linux-v5.4/arch/arm/include/asm/
Dcache.h18 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/Linux-v5.4/arch/hexagon/include/asm/
Dcache.h15 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/Linux-v5.4/arch/nios2/include/asm/
Dcache.h21 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/Linux-v5.4/arch/xtensa/include/asm/
Dcache.h32 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/Linux-v5.4/arch/csky/include/asm/
Dcache.h11 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/Linux-v5.4/arch/powerpc/include/asm/
Dpage_32.h16 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/Linux-v5.4/arch/parisc/include/asm/
Dcache.h23 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/Linux-v5.4/arch/c6x/include/asm/
Dcache.h45 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/Linux-v5.4/arch/arc/include/asm/
Dcache.h50 #define ARCH_DMA_MINALIGN SMP_CACHE_BYTES macro
/Linux-v5.4/arch/sh/include/asm/
Dpage.h195 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/Linux-v5.4/arch/microblaze/include/asm/
Dpage.h43 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/Linux-v5.4/Documentation/
DDMA-API-HOWTO.txt898 2) ARCH_DMA_MINALIGN
904 ARCH_DMA_MINALIGN must be set so that the memory allocator
908 Note that ARCH_DMA_MINALIGN is about DMA memory alignment
/Linux-v5.4/arch/arm64/kernel/
Dcpufeature.c2077 ARCH_DMA_MINALIGN); in setup_cpu_features()