| /Linux-v5.15/drivers/gpu/drm/i915/gem/ |
| D | i915_gem_tiling.c | 54 u32 size, unsigned int tiling, unsigned int stride) in i915_gem_fence_size() argument
60 if (tiling == I915_TILING_NONE) in i915_gem_fence_size()
66 stride *= i915_gem_tile_height(tiling); in i915_gem_fence_size()
94 unsigned int tiling, unsigned int stride) in i915_gem_fence_alignment() argument
102 if (tiling == I915_TILING_NONE) in i915_gem_fence_alignment()
112 return i915_gem_fence_size(i915, size, tiling, stride); in i915_gem_fence_alignment()
118 unsigned int tiling, unsigned int stride) in i915_tiling_ok() argument
124 if (tiling == I915_TILING_NONE) in i915_tiling_ok()
127 if (tiling > I915_TILING_LAST) in i915_tiling_ok()
148 (tiling == I915_TILING_Y && HAS_128_BYTE_Y_TILING(i915))) in i915_tiling_ok()
[all …]
|
| D | i915_gem_object.h | 326 i915_gem_tile_height(unsigned int tiling) in i915_gem_tile_height() argument
328 GEM_BUG_ON(!tiling); in i915_gem_tile_height()
329 return tiling == I915_TILING_Y ? 32 : 8; in i915_gem_tile_height()
346 unsigned int tiling, unsigned int stride);
|
| /Linux-v5.15/drivers/gpu/drm/tegra/ |
| D | fb.c | 43 struct tegra_bo_tiling *tiling) in tegra_fb_get_tiling() argument
49 tiling->sector_layout = TEGRA_BO_SECTOR_LAYOUT_TEGRA; in tegra_fb_get_tiling()
51 tiling->sector_layout = TEGRA_BO_SECTOR_LAYOUT_GPU; in tegra_fb_get_tiling()
58 tiling->mode = TEGRA_BO_TILING_MODE_PITCH; in tegra_fb_get_tiling()
59 tiling->value = 0; in tegra_fb_get_tiling()
63 tiling->mode = TEGRA_BO_TILING_MODE_TILED; in tegra_fb_get_tiling()
64 tiling->value = 0; in tegra_fb_get_tiling()
68 tiling->mode = TEGRA_BO_TILING_MODE_BLOCK; in tegra_fb_get_tiling()
69 tiling->value = 0; in tegra_fb_get_tiling()
73 tiling->mode = TEGRA_BO_TILING_MODE_BLOCK; in tegra_fb_get_tiling()
[all …]
|
| D | hub.c | 429 struct tegra_bo_tiling *tiling = &plane_state->tiling; in tegra_shared_plane_atomic_check() local
443 err = tegra_fb_get_tiling(new_plane_state->fb, tiling); in tegra_shared_plane_atomic_check()
447 if (tiling->mode == TEGRA_BO_TILING_MODE_BLOCK && in tegra_shared_plane_atomic_check()
453 if (tiling->sector_layout == TEGRA_BO_SECTOR_LAYOUT_GPU && in tegra_shared_plane_atomic_check()
634 if (tegra_plane_state->tiling.sector_layout == TEGRA_BO_SECTOR_LAYOUT_GPU) in tegra_shared_plane_atomic_update()
708 unsigned long height = tegra_plane_state->tiling.value; in tegra_shared_plane_atomic_update()
711 switch (tegra_plane_state->tiling.mode) { in tegra_shared_plane_atomic_update()
|
| D | gem.h | 49 struct tegra_bo_tiling tiling; member
|
| D | plane.h | 49 struct tegra_bo_tiling tiling; member
|
| D | plane.c | 62 copy->tiling = state->tiling; in tegra_plane_atomic_duplicate_state()
311 tegra_state->tiling.mode == TEGRA_BO_TILING_MODE_TILED) in tegra_plane_calculate_memory_bandwidth()
|
| D | drm.h | 187 struct tegra_bo_tiling *tiling);
|
| D | dc.c | 418 unsigned long height = window->tiling.value; in tegra_dc_setup_window()
420 switch (window->tiling.mode) { in tegra_dc_setup_window()
437 switch (window->tiling.mode) { in tegra_dc_setup_window()
617 struct tegra_bo_tiling *tiling = &plane_state->tiling; in tegra_plane_atomic_check() local
649 err = tegra_fb_get_tiling(new_plane_state->fb, tiling); in tegra_plane_atomic_check()
653 if (tiling->mode == TEGRA_BO_TILING_MODE_BLOCK && in tegra_plane_atomic_check()
749 window.tiling = tegra_plane_state->tiling; in tegra_plane_atomic_update()
|
| D | drm.c | 639 bo->tiling.mode = mode; in tegra_gem_set_tiling()
640 bo->tiling.value = value; in tegra_gem_set_tiling()
661 switch (bo->tiling.mode) { in tegra_gem_get_tiling()
674 args->value = bo->tiling.value; in tegra_gem_get_tiling()
|
| /Linux-v5.15/drivers/gpu/drm/i915/gem/selftests/ |
| D | i915_gem_client_blt.c | 26 u32 tiling; member
56 if (src->tiling == I915_TILING_Y) in prepare_blit()
58 if (dst->tiling == I915_TILING_Y) in prepare_blit()
75 if (src->tiling) { in prepare_blit()
81 if (dst->tiling) { in prepare_blit()
174 t->buffers[i].tiling = in tiled_blits_create_buffers()
200 unsigned int tiling) in tiled_offset() argument
205 if (tiling == I915_TILING_NONE) in tiled_offset()
210 if (tiling == I915_TILING_X) { in tiled_offset()
247 static const char *repr_tiling(int tiling) in repr_tiling() argument
[all …]
|
| D | i915_gem_mman.c | 25 unsigned int tiling; member
38 if (tile->tiling == I915_TILING_NONE) in tiled_offset()
44 if (tile->tiling == I915_TILING_X) { in tiled_offset()
97 err = i915_gem_object_set_tiling(obj, tile->tiling, tile->stride); in check_partial_mapping()
100 tile->tiling, tile->stride, err); in check_partial_mapping()
104 GEM_BUG_ON(i915_gem_object_get_tiling(obj) != tile->tiling); in check_partial_mapping()
155 tile->tiling ? tile_row_pages(obj) : 0, in check_partial_mapping()
156 vma->fence ? vma->fence->id : -1, tile->tiling, tile->stride, in check_partial_mapping()
182 err = i915_gem_object_set_tiling(obj, tile->tiling, tile->stride); in check_partial_mappings()
185 tile->tiling, tile->stride, err); in check_partial_mappings()
[all …]
|
| /Linux-v5.15/drivers/gpu/drm/i915/gt/ |
| D | intel_ggtt_fencing.c | 71 if (fence->tiling) { in i965_write_fence_reg()
80 if (fence->tiling == I915_TILING_Y) in i965_write_fence_reg()
112 if (fence->tiling) { in i915_write_fence_reg()
114 unsigned int tiling = fence->tiling; in i915_write_fence_reg() local
115 bool is_y_tiled = tiling == I915_TILING_Y; in i915_write_fence_reg()
146 if (fence->tiling) { in i830_write_fence_reg()
150 if (fence->tiling == I915_TILING_Y) in i830_write_fence_reg()
203 fence->tiling = 0; in fence_update()
221 fence->tiling = i915_gem_object_get_tiling(vma->obj); in fence_update()
297 fence->tiling = 0; in i915_vma_revoke_fence()
|
| D | intel_ggtt_fencing.h | 40 u32 tiling; member
|
| /Linux-v5.15/drivers/gpu/drm/vc4/ |
| D | vc4_render_cl.c | 440 uint8_t tiling = VC4_GET_FIELD(surf->bits, in vc4_rcl_surface_setup() local
491 if (tiling > VC4_TILING_FORMAT_LT) { in vc4_rcl_surface_setup()
525 if (!vc4_check_tex_size(exec, *obj, surf->offset, tiling, in vc4_rcl_surface_setup()
539 uint8_t tiling = VC4_GET_FIELD(surf->bits, in vc4_rcl_render_config_surface_setup() local
568 if (tiling > VC4_TILING_FORMAT_LT) { in vc4_rcl_render_config_surface_setup()
586 if (!vc4_check_tex_size(exec, *obj, surf->offset, tiling, in vc4_rcl_render_config_surface_setup()
|
| D | vc4_plane.c | 642 u32 tiling, src_y; in vc4_plane_mode_set() local
680 tiling = SCALER_CTL0_TILING_LINEAR; in vc4_plane_mode_set()
743 tiling = SCALER_CTL0_TILING_256B_OR_T; in vc4_plane_mode_set()
776 tiling = SCALER_CTL0_TILING_64B; in vc4_plane_mode_set()
780 tiling = SCALER_CTL0_TILING_128B; in vc4_plane_mode_set()
784 tiling = SCALER_CTL0_TILING_256B_OR_T; in vc4_plane_mode_set()
839 VC4_SET_FIELD(tiling, SCALER_CTL0_TILING) | in vc4_plane_mode_set()
889 VC4_SET_FIELD(tiling, SCALER_CTL0_TILING) | in vc4_plane_mode_set()
|
| /Linux-v5.15/drivers/staging/media/ipu3/ |
| D | ipu3-css-params.c | 313 unsigned int tiling; member
426 unsigned int tiling = 0; in imgu_css_osys_calc_frame_and_stripe_params() local
466 &tiling); in imgu_css_osys_calc_frame_and_stripe_params()
472 frame_params[pin].tiling = tiling; in imgu_css_osys_calc_frame_and_stripe_params()
1001 fr_pr->tiling = frame_params[pin].tiling; in imgu_css_osys_calc()
1084 if (frame_params[pin].tiling) { in imgu_css_osys_calc()
1153 param->tiling = frame_params[pin].tiling; in imgu_css_osys_calc()
|
| /Linux-v5.15/drivers/gpu/drm/i915/display/ |
| D | skl_universal_plane.c | 2202 u32 val, base, offset, stride_mult, tiling, alpha; in skl_get_initial_plane_config() local
2248 tiling = val & PLANE_CTL_TILED_MASK; in skl_get_initial_plane_config()
2249 switch (tiling) { in skl_get_initial_plane_config()
2254 plane_config->tiling = I915_TILING_X; in skl_get_initial_plane_config()
2258 plane_config->tiling = I915_TILING_Y; in skl_get_initial_plane_config()
2275 MISSING_CASE(tiling); in skl_get_initial_plane_config()
|
| D | i9xx_plane.c | 992 plane_config->tiling = I915_TILING_X; in i9xx_get_initial_plane_config()
1012 if (plane_config->tiling) in i9xx_get_initial_plane_config()
|
| /Linux-v5.15/drivers/gpu/drm/amd/display/dc/dml/dcn20/ |
| D | display_rq_dlg_calc_20.c | 343 unsigned int tiling, in get_meta_and_pte_attr() argument
348 bool surf_linear = (tiling == dm_sw_linear); in get_meta_and_pte_attr()
419 (enum dm_swizzle_mode)(tiling), in get_meta_and_pte_attr()
457 if (tiling != dm_sw_linear) in get_meta_and_pte_attr()
|
| D | display_rq_dlg_calc_20v2.c | 343 unsigned int tiling, in get_meta_and_pte_attr() argument
348 bool surf_linear = (tiling == dm_sw_linear); in get_meta_and_pte_attr()
419 (enum dm_swizzle_mode)(tiling), in get_meta_and_pte_attr()
457 if (tiling != dm_sw_linear) in get_meta_and_pte_attr()
|
| /Linux-v5.15/drivers/gpu/drm/amd/display/dc/dml/dcn21/ |
| D | display_rq_dlg_calc_21.c | 330 unsigned int tiling, in get_meta_and_pte_attr() argument
336 bool surf_linear = (tiling == dm_sw_linear); in get_meta_and_pte_attr()
411 (enum dm_swizzle_mode) (tiling), in get_meta_and_pte_attr()
449 if (tiling != dm_sw_linear) in get_meta_and_pte_attr()
|
| /Linux-v5.15/drivers/gpu/drm/amd/display/dc/dml/dcn30/ |
| D | display_rq_dlg_calc_30.c | 377 unsigned int tiling, in get_meta_and_pte_attr() argument
384 bool surf_linear = (tiling == dm_sw_linear); in get_meta_and_pte_attr()
454 (enum dm_swizzle_mode)(tiling), in get_meta_and_pte_attr()
494 if (tiling != dm_sw_linear) in get_meta_and_pte_attr()
|
| /Linux-v5.15/drivers/gpu/drm/amd/display/dc/dml/dcn31/ |
| D | display_rq_dlg_calc_31.c | 396 unsigned int tiling, in get_meta_and_pte_attr() argument
403 bool surf_linear = (tiling == dm_sw_linear); in get_meta_and_pte_attr()
472 (enum dm_swizzle_mode) (tiling), in get_meta_and_pte_attr()
511 if (tiling != dm_sw_linear) in get_meta_and_pte_attr()
|
| /Linux-v5.15/drivers/gpu/drm/amd/display/dc/dml/ |
| D | dml1_display_rq_dlg_calc.c | 389 int tiling, in dml1_rq_dlg_get_row_heights() argument
394 bool surf_linear = (tiling == dm_sw_linear); in dml1_rq_dlg_get_row_heights()
445 if (tiling != dm_sw_linear) in dml1_rq_dlg_get_row_heights()
|
