Home
last modified time | relevance | path

Searched refs:sys_reg (Results 1 – 24 of 24) sorted by relevance

/Linux-v5.15/arch/arm64/include/asm/
Dsysreg.h37 #define sys_reg(op0, op1, crn, crm, op2) \ macro
42 #define sys_insn sys_reg
119 #define SYS_OSDTRRX_EL1 sys_reg(2, 0, 0, 0, 2)
120 #define SYS_MDCCINT_EL1 sys_reg(2, 0, 0, 2, 0)
121 #define SYS_MDSCR_EL1 sys_reg(2, 0, 0, 2, 2)
122 #define SYS_OSDTRTX_EL1 sys_reg(2, 0, 0, 3, 2)
123 #define SYS_OSECCR_EL1 sys_reg(2, 0, 0, 6, 2)
124 #define SYS_DBGBVRn_EL1(n) sys_reg(2, 0, 0, n, 4)
125 #define SYS_DBGBCRn_EL1(n) sys_reg(2, 0, 0, n, 5)
126 #define SYS_DBGWVRn_EL1(n) sys_reg(2, 0, 0, n, 6)
[all …]
Darm_dsu_pmu.h18 #define CLUSTERPMCR_EL1 sys_reg(3, 0, 15, 5, 0)
19 #define CLUSTERPMCNTENSET_EL1 sys_reg(3, 0, 15, 5, 1)
20 #define CLUSTERPMCNTENCLR_EL1 sys_reg(3, 0, 15, 5, 2)
21 #define CLUSTERPMOVSSET_EL1 sys_reg(3, 0, 15, 5, 3)
22 #define CLUSTERPMOVSCLR_EL1 sys_reg(3, 0, 15, 5, 4)
23 #define CLUSTERPMSELR_EL1 sys_reg(3, 0, 15, 5, 5)
24 #define CLUSTERPMINTENSET_EL1 sys_reg(3, 0, 15, 5, 6)
25 #define CLUSTERPMINTENCLR_EL1 sys_reg(3, 0, 15, 5, 7)
26 #define CLUSTERPMCCNTR_EL1 sys_reg(3, 0, 15, 6, 0)
27 #define CLUSTERPMXEVTYPER_EL1 sys_reg(3, 0, 15, 6, 1)
[all …]
Desr.h234 sys_reg((((e) & ESR_ELx_SYS64_ISS_OP0_MASK) >> \
246 sys_reg(3, \
Dcpufeature.h357 u32 sys_reg; member
782 extern int do_emulate_mrs(struct pt_regs *regs, u32 sys_reg, u32 rt);
/Linux-v5.15/drivers/input/misc/
Diqs626a.c446 struct iqs626_sys_reg sys_reg; member
463 struct iqs626_sys_reg *sys_reg = &iqs626->sys_reg; in iqs626_parse_events() local
475 thresh = sys_reg->ch_reg_ulp.thresh; in iqs626_parse_events()
476 hyst = &sys_reg->ch_reg_ulp.hyst; in iqs626_parse_events()
481 thresh = &sys_reg->tp_grp_reg.ch_reg_tp[0].thresh; in iqs626_parse_events()
482 hyst = &sys_reg->tp_grp_reg.hyst; in iqs626_parse_events()
489 thresh = sys_reg->ch_reg_gen[i].thresh; in iqs626_parse_events()
490 hyst = &sys_reg->ch_reg_gen[i].hyst; in iqs626_parse_events()
494 thresh = &sys_reg->ch_reg_hall.thresh; in iqs626_parse_events()
495 hyst = &sys_reg->ch_reg_hall.hyst; in iqs626_parse_events()
[all …]
Diqs269a.c296 struct iqs269_sys_reg sys_reg; member
521 iqs269->sys_reg.active |= BIT(reg); in iqs269_parse_chan()
523 iqs269->sys_reg.reseed |= BIT(reg); in iqs269_parse_chan()
526 iqs269->sys_reg.blocking |= BIT(reg); in iqs269_parse_chan()
529 iqs269->sys_reg.slider_select[0] |= BIT(reg); in iqs269_parse_chan()
532 iqs269->sys_reg.slider_select[1] |= BIT(reg); in iqs269_parse_chan()
744 iqs269->sys_reg.event_mask &= ~iqs269_events[i].mask; in iqs269_parse_chan()
752 struct iqs269_sys_reg *sys_reg = &iqs269->sys_reg; in iqs269_parse_prop() local
773 error = regmap_raw_read(iqs269->regmap, IQS269_SYS_SETTINGS, sys_reg, in iqs269_parse_prop()
774 sizeof(*sys_reg)); in iqs269_parse_prop()
[all …]
/Linux-v5.15/arch/arm64/kernel/
Dcpufeature.c799 static void init_cpu_ftr_reg(u32 sys_reg, u64 new) in init_cpu_ftr_reg() argument
807 struct arm64_ftr_reg *reg = get_arm64_ftr_reg(sys_reg); in init_cpu_ftr_reg()
1307 val = read_sanitised_ftr_reg(entry->sys_reg); in has_cpuid_feature()
1309 val = __read_sysreg_by_encoding(entry->sys_reg); in has_cpuid_feature()
1807 boot_val = cpuid_feature_extract_field(read_sanitised_ftr_reg(entry->sys_reg), in has_address_auth_cpucap()
1812 sec_val = cpuid_feature_extract_field(__read_sysreg_by_encoding(entry->sys_reg), in has_address_auth_cpucap()
1928 .sys_reg = SYS_ID_AA64PFR0_EL1,
1939 .sys_reg = SYS_ID_AA64MMFR1_EL1,
1952 .sys_reg = SYS_ID_AA64MMFR1_EL1,
1964 .sys_reg = SYS_ID_AA64ISAR0_EL1,
[all …]
/Linux-v5.15/drivers/soc/qcom/
Dkryo-l2-accessors.c11 #define L2CPUSRSELR_EL1 sys_reg(3, 3, 15, 0, 6)
12 #define L2CPUSRDR_EL1 sys_reg(3, 3, 15, 0, 7)
/Linux-v5.15/drivers/irqchip/
Dirq-apple-aic.c113 #define SYS_IMP_APL_PMCR0_EL1 sys_reg(3, 1, 15, 0, 0)
123 #define SYS_IMP_APL_IPI_RR_LOCAL_EL1 sys_reg(3, 5, 15, 0, 0)
124 #define SYS_IMP_APL_IPI_RR_GLOBAL_EL1 sys_reg(3, 5, 15, 0, 1)
135 #define SYS_IMP_APL_IPI_SR_EL1 sys_reg(3, 5, 15, 1, 1)
139 #define SYS_IMP_APL_VM_TMR_FIQ_ENA_EL2 sys_reg(3, 5, 15, 1, 3)
144 #define SYS_IMP_APL_IPI_CR_EL1 sys_reg(3, 5, 15, 3, 1)
147 #define SYS_IMP_APL_UPMCR0_EL1 sys_reg(3, 7, 15, 0, 4)
155 #define SYS_IMP_APL_UPMSR_EL1 sys_reg(3, 7, 15, 6, 4)
/Linux-v5.15/arch/arm/boot/dts/
Dtegra20-tamonten.dtsi345 vin-sm0-supply = <&sys_reg>;
346 vin-sm1-supply = <&sys_reg>;
347 vin-sm2-supply = <&sys_reg>;
355 sys_reg: sys { label
Dtegra20-paz00.dts376 vin-sm0-supply = <&sys_reg>;
377 vin-sm1-supply = <&sys_reg>;
378 vin-sm2-supply = <&sys_reg>;
386 sys_reg: sys { label
Dexynos4.dtsi178 sys_reg: syscon@10010000 { label
222 samsung,sysreg = <&sys_reg>;
235 samsung,sysreg = <&sys_reg>;
248 samsung,sysreg = <&sys_reg>;
261 samsung,sysreg = <&sys_reg>;
715 samsung,sysreg = <&sys_reg>;
Dtegra20-ventana.dts410 vin-sm0-supply = <&sys_reg>;
411 vin-sm1-supply = <&sys_reg>;
412 vin-sm2-supply = <&sys_reg>;
420 sys_reg: sys { label
Dtegra20-harmony.dts327 vin-sm0-supply = <&sys_reg>;
328 vin-sm1-supply = <&sys_reg>;
329 vin-sm2-supply = <&sys_reg>;
337 sys_reg: sys { label
Dtegra20-seaboard.dts432 vin-sm0-supply = <&sys_reg>;
433 vin-sm1-supply = <&sys_reg>;
434 vin-sm2-supply = <&sys_reg>;
442 sys_reg: sys { label
Dtegra20-acer-a500-picasso.dts570 vin-sm0-supply = <&sys_reg>;
571 vin-sm1-supply = <&sys_reg>;
572 vin-sm2-supply = <&sys_reg>;
580 sys_reg: sys { label
Dexynos3250.dtsi167 sys_reg: syscon@10010000 { label
338 samsung,sysreg = <&sys_reg>;
Dexynos4412.dtsi687 samsung,sysreg-phandle = <&sys_reg>;
/Linux-v5.15/arch/arm64/kvm/
Dsys_regs.h17 sys_reg((u32)(x)->Op0, (u32)(x)->Op1, \
/Linux-v5.15/Documentation/devicetree/bindings/regulator/
Dtps6586x.txt57 sys_reg: sys {
/Linux-v5.15/Documentation/devicetree/bindings/phy/
Dsamsung-phy.txt87 samsung,sysreg-phandle = <&sys_reg>;
/Linux-v5.15/drivers/memstick/core/
Dmspro_block.c869 unsigned char sys_reg) in mspro_block_set_interface() argument
874 .system = sys_reg, in mspro_block_set_interface()
/Linux-v5.15/drivers/hwtracing/coresight/
Dcoresight-etm4x.h145 sys_reg(2, 1, ETM4x_CRn(n), ETM4x_CRm(n), ETM4x_Op2(n))
Dcoresight-etm4x-core.c249 #define HISI_HIP08_CORE_COMMIT_REG sys_reg(3, 1, 15, 2, 5)