Home
last modified time | relevance | path

Searched refs:reset_ras_error_count (Results 1 – 18 of 18) sorted by relevance

/Linux-v5.15/drivers/gpu/drm/amd/amdgpu/
Damdgpu_hdp.h31 void (*reset_ras_error_count)(struct amdgpu_device *adev); member
Damdgpu_mmhub.h30 void (*reset_ras_error_count)(struct amdgpu_device *adev); member
Damdgpu_sdma.h59 void (*reset_ras_error_count)(struct amdgpu_device *adev); member
Dhdp_v4_0.c156 .reset_ras_error_count = hdp_v4_0_reset_ras_error_count,
Damdgpu_ras.c936 adev->gfx.ras_funcs->reset_ras_error_count) in amdgpu_ras_reset_error_status()
937 adev->gfx.ras_funcs->reset_ras_error_count(adev); in amdgpu_ras_reset_error_status()
945 adev->mmhub.ras_funcs->reset_ras_error_count) in amdgpu_ras_reset_error_status()
946 adev->mmhub.ras_funcs->reset_ras_error_count(adev); in amdgpu_ras_reset_error_status()
953 if (adev->sdma.funcs->reset_ras_error_count) in amdgpu_ras_reset_error_status()
954 adev->sdma.funcs->reset_ras_error_count(adev); in amdgpu_ras_reset_error_status()
958 adev->hdp.ras_funcs->reset_ras_error_count) in amdgpu_ras_reset_error_status()
959 adev->hdp.ras_funcs->reset_ras_error_count(adev); in amdgpu_ras_reset_error_status()
Dsdma_v4_4.c252 .reset_ras_error_count = sdma_v4_4_reset_ras_error_count,
Damdgpu_xgmi.c742 adev->gmc.xgmi.ras_funcs->reset_ras_error_count(adev); in amdgpu_xgmi_ras_late_init()
936 adev->gmc.xgmi.ras_funcs->reset_ras_error_count(adev); in amdgpu_xgmi_query_ras_error_count()
948 .reset_ras_error_count = amdgpu_xgmi_reset_ras_error_count,
Dgmc_v9_0.c1301 adev->mmhub.ras_funcs->reset_ras_error_count) in gmc_v9_0_late_init()
1302 adev->mmhub.ras_funcs->reset_ras_error_count(adev); in gmc_v9_0_late_init()
1305 adev->hdp.ras_funcs->reset_ras_error_count) in gmc_v9_0_late_init()
1306 adev->hdp.ras_funcs->reset_ras_error_count(adev); in gmc_v9_0_late_init()
Damdgpu_gmc.h143 void (*reset_ras_error_count)(struct amdgpu_device *adev); member
Damdgpu_gfx.h215 void (*reset_ras_error_count)(struct amdgpu_device *adev); member
Dsdma_v4_0.c1901 adev->sdma.funcs->reset_ras_error_count) in sdma_v4_0_late_init()
1902 adev->sdma.funcs->reset_ras_error_count(adev); in sdma_v4_0_late_init()
2784 .reset_ras_error_count = sdma_v4_0_reset_ras_error_count,
Dmmhub_v1_0.c782 .reset_ras_error_count = mmhub_v1_0_reset_ras_error_count,
Damdgpu_device.c3308 adev->mmhub.ras_funcs->reset_ras_error_count) in amdgpu_device_xgmi_reset_func()
3309 adev->mmhub.ras_funcs->reset_ras_error_count(adev); in amdgpu_device_xgmi_reset_func()
4597 tmp_adev->mmhub.ras_funcs->reset_ras_error_count) in amdgpu_do_asic_reset()
4598 tmp_adev->mmhub.ras_funcs->reset_ras_error_count(tmp_adev); in amdgpu_do_asic_reset()
Dgfx_v9_4.c1037 .reset_ras_error_count = &gfx_v9_4_reset_ras_error_count,
Dmmhub_v1_7.c1329 .reset_ras_error_count = mmhub_v1_7_reset_ras_error_count,
Dmmhub_v9_4.c1664 .reset_ras_error_count = mmhub_v9_4_reset_ras_error_count,
Dgfx_v9_4_2.c1934 .reset_ras_error_count = &gfx_v9_4_2_reset_ras_error_count,
Dgfx_v9_0.c2135 .reset_ras_error_count = &gfx_v9_0_reset_ras_error_count,