| /Linux-v5.15/drivers/gpu/drm/amd/display/dmub/src/ |
| D | dmub_reg.h | 37 #define REG_OFFSET(reg_name) (BASE(mm##reg_name##_BASE_IDX) + mm##reg_name) argument
39 #define FD_SHIFT(reg_name, field) reg_name##__##field##__SHIFT argument
41 #define FD_MASK(reg_name, field) reg_name##__##field##_MASK argument
47 #define FN(reg_name, field) FD(reg_name##__##field) argument
58 #define REG_SET_N(reg_name, n, initial_val, ...) \ argument
59 dmub_reg_set(CTX, REG(reg_name), initial_val, n, __VA_ARGS__)
61 #define REG_SET(reg_name, initial_val, field, val) \ argument
62 REG_SET_N(reg_name, 1, initial_val, \
63 FN(reg_name, field), val)
85 #define REG_UPDATE_N(reg_name, n, ...)\ argument
[all …]
|
| /Linux-v5.15/drivers/gpu/drm/amd/display/dc/inc/ |
| D | reg_helper.h | 39 #define REG_READ(reg_name) \ argument
40 dm_read_reg(CTX, REG(reg_name))
42 #define REG_WRITE(reg_name, value) \ argument
43 dm_write_reg(CTX, REG(reg_name), value)
54 #define REG_SET_N(reg_name, n, initial_val, ...) \ argument
56 REG(reg_name), \
60 #define FN(reg_name, field) \ argument
61 FD(reg_name##__##field)
63 #define REG_SET(reg_name, initial_val, field, val) \ argument
64 REG_SET_N(reg_name, 1, initial_val, \
[all …]
|
| /Linux-v5.15/drivers/gpu/drm/amd/display/dc/ |
| D | dm_services.h | 95 #define get_reg_field_value(reg_value, reg_name, reg_field)\ argument
98 reg_name ## __ ## reg_field ## _MASK,\
99 reg_name ## __ ## reg_field ## __SHIFT)
111 #define set_reg_field_value(reg_value, value, reg_name, reg_field)\ argument
115 reg_name ## __ ## reg_field ## _MASK,\
116 reg_name ## __ ## reg_field ## __SHIFT)
156 #define generic_reg_update_soc15(ctx, inst_offset, reg_name, n, ...)\ argument
157 …generic_reg_update_ex(ctx, DCE_BASE.instance[0].segment[mm##reg_name##_BASE_IDX] + mm##reg_name +…
160 #define generic_reg_set_soc15(ctx, inst_offset, reg_name, n, ...)\ argument
161 …generic_reg_set_ex(ctx, DCE_BASE.instance[0].segment[mm##reg_name##_BASE_IDX] + mm##reg_name + ins…
[all …]
|
| /Linux-v5.15/drivers/gpu/drm/amd/display/dc/gpio/dcn21/ |
| D | hw_factory_dcn21.c | 57 #define REG(reg_name)\ argument
58 BASE(mm ## reg_name ## _BASE_IDX) + mm ## reg_name
60 #define SF_HPD(reg_name, field_name, post_fix)\ argument
61 .field_name = HPD0_ ## reg_name ## __ ## field_name ## post_fix
63 #define REGI(reg_name, block, id)\ argument
64 BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \
65 mm ## block ## id ## _ ## reg_name
67 #define SF(reg_name, field_name, post_fix)\ argument
68 .field_name = reg_name ## __ ## field_name ## post_fix
99 #define SF_DDC(reg_name, field_name, post_fix)\ argument
[all …]
|
| /Linux-v5.15/drivers/gpu/drm/amd/display/dc/gpio/dce120/ |
| D | hw_factory_dce120.c | 46 #define SF_HPD(reg_name, field_name, post_fix)\ argument
47 .field_name = HPD0_ ## reg_name ## __ ## field_name ## post_fix
50 #define SF_HPD(reg_name, field_name, post_fix)\ argument
51 .field_name = HPD0_ ## reg_name ## __ ## field_name ## post_fix
60 #define REG(reg_name)\ argument
61 BASE(mm ## reg_name ## _BASE_IDX) + mm ## reg_name
63 #define REGI(reg_name, block, id)\ argument
64 BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \
65 mm ## block ## id ## _ ## reg_name
96 #define SF_DDC(reg_name, field_name, post_fix)\ argument
[all …]
|
| /Linux-v5.15/drivers/gpu/drm/amd/display/dc/gpio/dcn20/ |
| D | hw_factory_dcn20.c | 59 #define REG(reg_name)\ argument
60 BASE(mm ## reg_name ## _BASE_IDX) + mm ## reg_name
62 #define SF_HPD(reg_name, field_name, post_fix)\ argument
63 .field_name = HPD0_ ## reg_name ## __ ## field_name ## post_fix
65 #define REGI(reg_name, block, id)\ argument
66 BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \
67 mm ## block ## id ## _ ## reg_name
69 #define SF(reg_name, field_name, post_fix)\ argument
70 .field_name = reg_name ## __ ## field_name ## post_fix
102 #define SF_DDC(reg_name, field_name, post_fix)\ argument
[all …]
|
| /Linux-v5.15/drivers/gpu/drm/amd/display/dc/gpio/dcn30/ |
| D | hw_factory_dcn30.c | 67 #define REG(reg_name)\ argument
68 BASE(mm ## reg_name ## _BASE_IDX) + mm ## reg_name
70 #define SF_HPD(reg_name, field_name, post_fix)\ argument
71 .field_name = HPD0_ ## reg_name ## __ ## field_name ## post_fix
73 #define REGI(reg_name, block, id)\ argument
74 BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \
75 mm ## block ## id ## _ ## reg_name
77 #define SF(reg_name, field_name, post_fix)\ argument
78 .field_name = reg_name ## __ ## field_name ## post_fix
110 #define SF_DDC(reg_name, field_name, post_fix)\ argument
[all …]
|
| /Linux-v5.15/drivers/gpu/drm/amd/display/dc/gpio/dcn10/ |
| D | hw_factory_dcn10.c | 47 #define SF_HPD(reg_name, field_name, post_fix)\ argument
48 .field_name = HPD0_ ## reg_name ## __ ## field_name ## post_fix
57 #define REG(reg_name)\ argument
58 BASE(mm ## reg_name ## _BASE_IDX) + mm ## reg_name
60 #define REGI(reg_name, block, id)\ argument
61 BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \
62 mm ## block ## id ## _ ## reg_name
92 #define SF_DDC(reg_name, field_name, post_fix)\ argument
93 .field_name = reg_name ## __ ## field_name ## post_fix
128 #define SF_GENERIC(reg_name, field_name, post_fix)\ argument
[all …]
|
| /Linux-v5.15/drivers/crypto/ux500/cryp/ |
| D | cryp_p.h | 23 #define CRYP_SET_BITS(reg_name, mask) \ argument
24 writel_relaxed((readl_relaxed(reg_name) | mask), reg_name)
26 #define CRYP_WRITE_BIT(reg_name, val, mask) \ argument
27 writel_relaxed(((readl_relaxed(reg_name) & ~(mask)) |\
28 ((val) & (mask))), reg_name)
30 #define CRYP_TEST_BITS(reg_name, val) \ argument
31 (readl_relaxed(reg_name) & (val))
|
| /Linux-v5.15/drivers/gpu/drm/amd/display/dc/dce/ |
| D | dce_panel_cntl.h | 32 #define DCE_PANEL_CNTL_SR(reg_name, block)\ argument
33 .reg_name = mm ## block ## _ ## reg_name
45 #define DCN_PANEL_CNTL_SR(reg_name, block)\ argument
46 .reg_name = BASE(mm ## block ## _ ## reg_name ## _BASE_IDX) + \
47 mm ## block ## _ ## reg_name
59 #define DCE_PANEL_CNTL_SF(reg_name, field_name, post_fix)\ argument
60 .field_name = reg_name ## __ ## field_name ## post_fix
|
| /Linux-v5.15/drivers/gpu/drm/amd/display/dc/gpio/dce110/ |
| D | hw_factory_dce110.c | 42 #define SF_HPD(reg_name, field_name, post_fix)\ argument
43 .field_name = reg_name ## __ ## field_name ## post_fix
45 #define REG(reg_name)\ argument
46 mm ## reg_name
48 #define REGI(reg_name, block, id)\ argument
49 mm ## block ## id ## _ ## reg_name
79 #define SF_DDC(reg_name, field_name, post_fix)\ argument
80 .field_name = reg_name ## __ ## field_name ## post_fix
|
| /Linux-v5.15/drivers/gpu/drm/amd/display/dc/dcn10/ |
| D | dcn10_dwb.h | 36 #define SR(reg_name)\ argument
37 .reg_name = BASE(mm ## reg_name ## _BASE_IDX) + \
38 mm ## reg_name
40 #define SRI(reg_name, block, id)\ argument
41 .reg_name = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \
42 mm ## block ## id ## _ ## reg_name
45 #define SRII(reg_name, block, id)\ argument
46 .reg_name[id] = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \
47 mm ## block ## id ## _ ## reg_name
49 #define SF(reg_name, field_name, post_fix)\ argument
[all …]
|
| /Linux-v5.15/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn10/ |
| D | rv1_clk_mgr_clk.c | 43 #define CLK_REG(reg_name, block, inst)\ argument
44 CLK_BASE(mm ## block ## _ ## inst ## _ ## reg_name ## _BASE_IDX) + \
45 mm ## block ## _ ## inst ## _ ## reg_name
47 #define REG(reg_name) \ argument
48 CLK_REG(reg_name, CLK0, 0)
|
| D | rv1_clk_mgr_vbios_smu.c | 63 #define REG(reg_name) \ argument
64 (MP1_BASE.instance[0].segment[mm ## reg_name ## _BASE_IDX] + mm ## reg_name)
66 #define FN(reg_name, field) \ argument
67 FD(reg_name##__##field)
|
| /Linux-v5.15/drivers/gpu/drm/amd/display/dc/dcn301/ |
| D | dcn301_resource.c | 291 #define SR(reg_name)\ argument
292 .reg_name = BASE(mm ## reg_name ## _BASE_IDX) + \
293 mm ## reg_name
295 #define SRI(reg_name, block, id)\ argument
296 .reg_name = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \
297 mm ## block ## id ## _ ## reg_name
299 #define SRI2(reg_name, block, id)\ argument
300 .reg_name = BASE(mm ## reg_name ## _BASE_IDX) + \
301 mm ## reg_name
303 #define SRIR(var_name, reg_name, block, id)\ argument
[all …]
|
| /Linux-v5.15/drivers/gpu/drm/amd/display/dc/dcn20/ |
| D | dcn20_dwb.h | 37 #define SR(reg_name)\ argument
38 .reg_name = BASE(mm ## reg_name ## _BASE_IDX) + \
39 mm ## reg_name
41 #define SRI(reg_name, block, id)\ argument
42 .reg_name = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \
43 mm ## block ## id ## _ ## reg_name
45 #define SRI2(reg_name, block, id)\ argument
46 .reg_name = BASE(mm ## reg_name ## _BASE_IDX) + \
47 mm ## reg_name
49 #define SRII(reg_name, block, id)\ argument
[all …]
|
| /Linux-v5.15/drivers/media/i2c/ccs/ |
| D | ccs-reg-access.h | 36 #define ccs_read(sensor, reg_name, val) \ argument
37 ccs_read_addr(sensor, CCS_R_##reg_name, val)
39 #define ccs_write(sensor, reg_name, val) \ argument
40 ccs_write_addr(sensor, CCS_R_##reg_name, val)
|
| /Linux-v5.15/drivers/gpu/drm/amd/display/dc/dcn302/ |
| D | dcn302_resource.c | 304 #define NBIO_SR(reg_name)\ argument
305 .reg_name = NBIO_BASE(mm ## reg_name ## _BASE_IDX) + \
306 mm ## reg_name
314 #define SR(reg_name)\ argument
315 .reg_name = BASE(mm ## reg_name ## _BASE_IDX) + mm ## reg_name
317 #define SF(reg_name, field_name, post_fix)\ argument
318 .field_name = reg_name ## __ ## field_name ## post_fix
320 #define SRI(reg_name, block, id)\ argument
321 ….reg_name = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + mm ## block ## id ## _ ## reg_…
323 #define SRI2(reg_name, block, id)\ argument
[all …]
|
| /Linux-v5.15/drivers/gpu/drm/amd/display/dc/dcn303/ |
| D | dcn303_resource.c | 281 #define NBIO_SR(reg_name)\ argument
282 .reg_name = NBIO_BASE(mm ## reg_name ## _BASE_IDX) + \
283 mm ## reg_name
291 #define SR(reg_name)\ argument
292 .reg_name = BASE(mm ## reg_name ## _BASE_IDX) + mm ## reg_name
294 #define SF(reg_name, field_name, post_fix)\ argument
295 .field_name = reg_name ## __ ## field_name ## post_fix
297 #define SRI(reg_name, block, id)\ argument
298 ….reg_name = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + mm ## block ## id ## _ ## reg_…
300 #define SRI2(reg_name, block, id)\ argument
[all …]
|
| /Linux-v5.15/drivers/crypto/ux500/hash/ |
| D | hash_alg.h | 98 #define HASH_SET_BITS(reg_name, mask) \ argument
99 writel_relaxed((readl_relaxed(reg_name) | mask), reg_name)
101 #define HASH_CLEAR_BITS(reg_name, mask) \ argument
102 writel_relaxed((readl_relaxed(reg_name) & ~mask), reg_name)
|
| /Linux-v5.15/drivers/gpu/drm/amd/display/dc/inc/hw/ |
| D | clk_mgr_internal.h | 84 #define CLK_SRI(reg_name, block, inst)\ argument
85 .reg_name = CLK_BASE(mm ## block ## _ ## inst ## _ ## reg_name ## _BASE_IDX) + \
86 mm ## block ## _ ## inst ## _ ## reg_name
114 #define CLK_SF(reg_name, field_name, post_fix)\ argument
115 .field_name = reg_name ## __ ## field_name ## post_fix
|
| /Linux-v5.15/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn21/ |
| D | rn_clk_mgr_vbios_smu.c | 36 #define REG(reg_name) \ argument
37 (MP0_BASE.instance[0].segment[mm ## reg_name ## _BASE_IDX] + mm ## reg_name)
39 #define FN(reg_name, field) \ argument
40 FD(reg_name##__##field)
|
| /Linux-v5.15/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn301/ |
| D | dcn301_smu.c | 38 #define REG(reg_name) \ argument
39 (MP0_BASE.instance[0].segment[mm ## reg_name ## _BASE_IDX] + mm ## reg_name)
41 #define FN(reg_name, field) \ argument
42 FD(reg_name##__##field)
|
| /Linux-v5.15/drivers/gpu/drm/amd/display/dc/clk_mgr/dce112/ |
| D | dce112_clk_mgr.c | 37 #define SR(reg_name)\ argument
38 .reg_name = mm ## reg_name
41 #define SRI(reg_name, block, id)\ argument
42 .reg_name = mm ## block ## id ## _ ## reg_name
|
| /Linux-v5.15/drivers/gpu/drm/amd/display/dc/dcn31/ |
| D | dcn31_resource.c | 268 #define SR(reg_name)\ argument
269 .reg_name = BASE(reg ## reg_name ## _BASE_IDX) + \
270 reg ## reg_name
272 #define SRI(reg_name, block, id)\ argument
273 .reg_name = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \
274 reg ## block ## id ## _ ## reg_name
276 #define SRI2(reg_name, block, id)\ argument
277 .reg_name = BASE(reg ## reg_name ## _BASE_IDX) + \
278 reg ## reg_name
280 #define SRIR(var_name, reg_name, block, id)\ argument
[all …]
|
