Home
last modified time | relevance | path

Searched refs:regPWRSEQ1_BL_PWM_CNTL2 (Results 1 – 2 of 2) sorted by relevance

/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/dpcs/
Ddpcs_4_2_0_offset.h122 #define regPWRSEQ1_BL_PWM_CNTL2 … macro
/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_1_2_offset.h12455 #define regPWRSEQ1_BL_PWM_CNTL2 … macro