Home
last modified time | relevance | path

Searched refs:rFPGA0_XB_RFInterfaceOE (Results 1 – 13 of 13) sorted by relevance

/Linux-v5.15/drivers/staging/rtl8192u/
Dr819xU_phyreg.h25 #define rFPGA0_XB_RFInterfaceOE 0x864 macro
Dr819xU_phy.c571 priv->PHYRegDef[RF90_PATH_B].rfintfo = rFPGA0_XB_RFInterfaceOE; in rtl8192_InitBBRFRegDef()
581 priv->PHYRegDef[RF90_PATH_B].rfintfe = rFPGA0_XB_RFInterfaceOE; in rtl8192_InitBBRFRegDef()
/Linux-v5.15/drivers/staging/rtl8723bs/hal/
Drtl8723b_phycfg.c316 …pHalData->PHYRegDef[RF_PATH_B].rfintfo = rFPGA0_XB_RFInterfaceOE; /* 16 LSBs if read 32-bit from … in phy_InitBBRFRegisterDefinition()
320 …pHalData->PHYRegDef[RF_PATH_B].rfintfe = rFPGA0_XB_RFInterfaceOE; /* 16 MSBs if read 32-bit from … in phy_InitBBRFRegisterDefinition()
DHalPhyRf_8723B.c1363 rFPGA0_XB_RFInterfaceOE, in phy_IQCalibrate_8723B()
/Linux-v5.15/drivers/staging/r8188eu/hal/
DHalPhyRf_8188e.c882 rFPGA0_XB_RFInterfaceOE, rFPGA0_RFMOD in phy_IQCalibrate_8188E()
918 ODM_SetBBReg(dm_odm, rFPGA0_XB_RFInterfaceOE, BIT(10), 0x00); in phy_IQCalibrate_8188E()
1242 ODM_SetBBReg(dm_odm, rFPGA0_XB_RFInterfaceOE, BIT(5) | BIT(6), 0x1); /* 92C_Path_A */ in phy_setrfpathswitch_8188e()
1244 ODM_SetBBReg(dm_odm, rFPGA0_XB_RFInterfaceOE, BIT(5) | BIT(6), 0x2); /* BT */ in phy_setrfpathswitch_8188e()
Drtl8188e_phycfg.c406 …pHalData->PHYRegDef[RF_PATH_B].rfintfo = rFPGA0_XB_RFInterfaceOE; /* 16 LSBs if read 32-bit from … in phy_InitBBRFRegisterDefinition()
410 …pHalData->PHYRegDef[RF_PATH_B].rfintfe = rFPGA0_XB_RFInterfaceOE; /* 16 MSBs if read 32-bit from … in phy_InitBBRFRegisterDefinition()
Drtl8188e_mp.c405 PHY_SetBBReg(pAdapter, rFPGA0_XB_RFInterfaceOE, BIT(10), 0); in Hal_SetAntenna()
/Linux-v5.15/drivers/staging/rtl8192e/rtl8192e/
Dr8192E_phyreg.h70 #define rFPGA0_XB_RFInterfaceOE 0x864 macro
Dr8192E_phy.c393 priv->PHYRegDef[RF90_PATH_B].rfintfo = rFPGA0_XB_RFInterfaceOE; in _rtl92e_init_bb_rf_reg_def()
398 priv->PHYRegDef[RF90_PATH_B].rfintfe = rFPGA0_XB_RFInterfaceOE; in _rtl92e_init_bb_rf_reg_def()
/Linux-v5.15/drivers/staging/rtl8712/
Drtl871x_mp_phy_regdef.h113 #define rFPGA0_XB_RFInterfaceOE 0x864 macro
/Linux-v5.15/drivers/staging/r8188eu/include/
DHal8188EPhyReg.h79 #define rFPGA0_XB_RFInterfaceOE 0x864 macro
Drtw_mp_phy_regdef.h119 #define rFPGA0_XB_RFInterfaceOE 0x864 macro
/Linux-v5.15/drivers/staging/rtl8723bs/include/
DHal8192CPhyReg.h123 #define rFPGA0_XB_RFInterfaceOE 0x864 macro