Searched refs:pll_mode (Results 1 – 17 of 17) sorted by relevance
66 enum pll_mode { enum137 enum pll_mode pll_mode; member
61 enum pll_mode { enum124 enum pll_mode pll_mode; member
1363 enum pll_mode *pll_mode) in idtcm_get_pll_mode() argument1374 *pll_mode = (dpll_mode >> PLL_MODE_SHIFT) & PLL_MODE_MASK; in idtcm_get_pll_mode()1380 enum pll_mode pll_mode) in idtcm_set_pll_mode() argument1393 dpll_mode |= (pll_mode << PLL_MODE_SHIFT); in idtcm_set_pll_mode()1395 channel->pll_mode = pll_mode; in idtcm_set_pll_mode()1423 if (channel->pll_mode != PLL_MODE_WRITE_PHASE) { in _idtcm_adjphase()1462 if (channel->pll_mode != PLL_MODE_WRITE_FREQUENCY) { in _idtcm_adjfine()2114 err = idtcm_get_pll_mode(channel, &channel->pll_mode); in idtcm_enable_channel()
186 enum pll_mode mode) in idt82p33_dpll_set_mode()192 if (channel->pll_mode == mode) in idt82p33_dpll_set_mode()209 channel->pll_mode = dpll_mode; in idt82p33_dpll_set_mode()
42 u32 pll_mode, pll_m, pll_n; in of_artpec6_clkctrl_setup() local65 pll_mode = (readl(clkdata->syscon_base) >> 6) & 3; in of_artpec6_clkctrl_setup()66 switch (pll_mode) { in of_artpec6_clkctrl_setup()
33 enum pll_mode { enum49 static inline enum pll_mode zynqmp_pll_get_mode(struct clk_hw *hw) in zynqmp_pll_get_mode()144 enum pll_mode mode; in zynqmp_pll_recalc_rate()
70 enum pll_mode { enum
655 enum pll_mode { enum
66 enum pll_mode { enum105 static inline enum pll_mode pll_frac_get_mode(struct clk_hw *hw) in pll_frac_get_mode()114 static inline void pll_frac_set_mode(struct clk_hw *hw, enum pll_mode mode) in pll_frac_set_mode()
222 u8 pll_mode; member
291 common->w9116_features.pll_mode = 0x0; in rsi_set_default_parameters()1699 w9116_features->pll_mode = common->w9116_features.pll_mode; in rsi_send_w9116_features()
673 u8 pll_mode; member
577 u8 pll_mode; member725 pll_ratio_table[i].pll_mode in cs42l42_pll_config()
185 u8 pll_mode; member278 pll_entry->pll_mode << CS43130_PLL_MODE_SHIFT); in cs43130_pll_config()
680 u32 pll_mode : 1; member
1247 w100_pwr_state.pll_cntl.f.pll_mode = 0x0; /* uses VCO clock */ in w100_pwm_setup()
214 pll_mode 0x0310 8
