/Linux-v5.15/drivers/net/ethernet/ibm/emac/ |
D | phy.c | 32 #define phy_read _phy_read macro 60 val = phy_read(phy, MII_BMCR); in emac_mii_reset_phy() 68 val = phy_read(phy, MII_BMCR); in emac_mii_reset_phy() 120 ctl = phy_read(phy, MII_BMCR); in genmii_setup_aneg() 129 adv = phy_read(phy, MII_ADVERTISE); in genmii_setup_aneg() 150 adv = phy_read(phy, MII_CTRL1000); in genmii_setup_aneg() 162 ctl = phy_read(phy, MII_BMCR); in genmii_setup_aneg() 178 ctl = phy_read(phy, MII_BMCR); in genmii_setup_forced() 211 phy_read(phy, MII_BMSR); in genmii_poll_link() 212 status = phy_read(phy, MII_BMSR); in genmii_poll_link() [all …]
|
/Linux-v5.15/drivers/net/phy/ |
D | lxt.c | 66 err = phy_read(phydev, MII_BMSR); in lxt970_ack_interrupt() 71 err = phy_read(phydev, MII_LXT970_ISR); in lxt970_ack_interrupt() 107 irq_status = phy_read(phydev, MII_BMSR); in lxt970_handle_interrupt() 113 irq_status = phy_read(phydev, MII_LXT970_ISR); in lxt970_handle_interrupt() 135 int err = phy_read(phydev, MII_LXT971_ISR); in lxt971_ack_interrupt() 168 irq_status = phy_read(phydev, MII_LXT971_ISR); in lxt971_handle_interrupt() 194 status = phy_read(phydev, MII_BMSR); in lxt973a2_update_link() 199 control = phy_read(phydev, MII_BMCR); in lxt973a2_update_link() 205 status = phy_read(phydev, MII_BMSR); in lxt973a2_update_link() 233 adv = phy_read(phydev, MII_ADVERTISE); in lxt973a2_read_status() [all …]
|
D | bcm87xx.c | 61 val = phy_read(phydev, regnum); in bcm87xx_of_reg_init() 107 rx_signal_detect = phy_read(phydev, BCM87XX_PMD_RX_SIGNAL_DETECT); in bcm87xx_read_status() 114 pcs_status = phy_read(phydev, BCM87XX_10GBASER_PCS_STATUS); in bcm87xx_read_status() 121 xgxs_lane_status = phy_read(phydev, BCM87XX_XGXS_LANE_STATUS); in bcm87xx_read_status() 142 reg = phy_read(phydev, BCM87XX_LASI_CONTROL); in bcm87xx_config_intr() 148 err = phy_read(phydev, BCM87XX_LASI_STATUS); in bcm87xx_config_intr() 160 err = phy_read(phydev, BCM87XX_LASI_STATUS); in bcm87xx_config_intr() 170 irq_status = phy_read(phydev, BCM87XX_LASI_STATUS); in bcm87xx_handle_interrupt()
|
D | dp83tc811.c | 82 err = phy_read(phydev, MII_DP83811_INT_STAT1); in dp83811_ack_interrupt() 86 err = phy_read(phydev, MII_DP83811_INT_STAT2); in dp83811_ack_interrupt() 90 err = phy_read(phydev, MII_DP83811_INT_STAT3); in dp83811_ack_interrupt() 143 phy_read(phydev, MII_DP83811_INT_STAT1); in dp83811_set_wol() 204 misr_status = phy_read(phydev, MII_DP83811_INT_STAT1); in dp83811_config_intr() 221 misr_status = phy_read(phydev, MII_DP83811_INT_STAT2); in dp83811_config_intr() 236 misr_status = phy_read(phydev, MII_DP83811_INT_STAT3); in dp83811_config_intr() 277 irq_status = phy_read(phydev, MII_DP83811_INT_STAT1); in dp83811_handle_interrupt() 285 irq_status = phy_read(phydev, MII_DP83811_INT_STAT2); in dp83811_handle_interrupt() 293 irq_status = phy_read(phydev, MII_DP83811_INT_STAT3); in dp83811_handle_interrupt() [all …]
|
D | smsc.c | 53 int rc = phy_read(phydev, MII_LAN83C185_ISF); in smsc_phy_ack_interrupt() 88 irq_enabled = phy_read(phydev, MII_LAN83C185_IM); in smsc_phy_handle_interrupt() 94 irq_status = phy_read(phydev, MII_LAN83C185_ISF); in smsc_phy_handle_interrupt() 116 rc = phy_read(phydev, MII_LAN83C185_CTRL_STATUS); in smsc_phy_config_init() 132 int rc = phy_read(phydev, MII_LAN83C185_SPECIAL_MODES); in smsc_phy_reset() 174 rc = phy_read(phydev, SPECIAL_CTRL_STS); in lan87xx_config_aneg() 196 rc = phy_read(phydev, PHY_EDPD_CONFIG); in lan95xx_config_aneg_ext() 222 int rc = phy_read(phydev, MII_LAN83C185_CTRL_STATUS); in lan87xx_read_status() 234 read_poll_timeout(phy_read, rc, in lan87xx_read_status() 242 rc = phy_read(phydev, MII_LAN83C185_CTRL_STATUS); in lan87xx_read_status() [all …]
|
D | qsemi.c | 82 err = phy_read(phydev, MII_QS6612_ISR); in qs6612_ack_interrupt() 87 err = phy_read(phydev, MII_BMSR); in qs6612_ack_interrupt() 92 err = phy_read(phydev, MII_EXPANSION); in qs6612_ack_interrupt() 129 irq_status = phy_read(phydev, MII_QS6612_ISR); in qs6612_handle_interrupt()
|
D | ste10Xp.c | 35 value = phy_read(phydev, MII_BMCR); in ste10Xp_config_init() 45 value = phy_read(phydev, MII_BMCR); in ste10Xp_config_init() 53 int err = phy_read(phydev, MII_XCIIS); in ste10Xp_ack_interrupt() 88 irq_status = phy_read(phydev, MII_XCIIS); in ste10Xp_handle_interrupt()
|
D | at803x.c | 228 return phy_read(phydev, AT803X_DEBUG_DATA); in at803x_debug_reg_read() 305 context->bmcr = phy_read(phydev, MII_BMCR); in at803x_context_save() 306 context->advertise = phy_read(phydev, MII_ADVERTISE); in at803x_context_save() 307 context->control1000 = phy_read(phydev, MII_CTRL1000); in at803x_context_save() 308 context->int_enable = phy_read(phydev, AT803X_INTR_ENABLE); in at803x_context_save() 309 context->smart_speed = phy_read(phydev, AT803X_SMART_SPEED); in at803x_context_save() 310 context->led_control = phy_read(phydev, AT803X_LED_CONTROL); in at803x_context_save() 351 value = phy_read(phydev, AT803X_INTR_ENABLE); in at803x_set_wol() 356 value = phy_read(phydev, AT803X_INTR_STATUS); in at803x_set_wol() 358 value = phy_read(phydev, AT803X_INTR_ENABLE); in at803x_set_wol() [all …]
|
D | nxp-tja11xx.c | 137 ret = phy_read(phydev, MII_ECTRL); in tja11xx_wakeup() 300 ret = phy_read(phydev, MII_INTSRC); in tja11xx_config_init() 318 ret = phy_read(phydev, MII_CFG1); in tja11xx_read_status() 328 ret = phy_read(phydev, MII_COMMSTAT); in tja11xx_read_status() 343 ret = phy_read(phydev, MII_COMMSTAT); in tja11xx_get_sqi() 376 ret = phy_read(phydev, tja11xx_hw_stats[i].reg); in tja11xx_get_stats() 394 ret = phy_read(phydev, MII_INTSRC); in tja11xx_hwmon_read() 403 ret = phy_read(phydev, MII_INTSRC); in tja11xx_hwmon_read() 570 ret = phy_read(phydev, MII_PHYSID2); in tja1102_match_phy_device() 597 ret = phy_read(phydev, MII_INTSRC); in tja11xx_ack_interrupt() [all …]
|
D | microchip_t1.c | 64 rc = phy_read(phydev, offset); in access_ereg() 84 rc = phy_read(phydev, LAN87XX_EXT_REG_RD_DATA); in access_ereg() 190 rc = phy_read(phydev, LAN87XX_INTERRUPT_SOURCE); in lan87xx_phy_config_intr() 198 rc = phy_read(phydev, LAN87XX_INTERRUPT_SOURCE); in lan87xx_phy_config_intr() 208 irq_status = phy_read(phydev, LAN87XX_INTERRUPT_SOURCE); in lan87xx_handle_interrupt()
|
D | dp83848.c | 56 int err = phy_read(phydev, DP83848_MISR); in dp83848_ack_interrupt() 65 control = phy_read(phydev, DP83848_MICR); in dp83848_config_intr() 98 irq_status = phy_read(phydev, DP83848_MISR); in dp83848_handle_interrupt() 119 val = phy_read(phydev, MII_BMCR); in dp83848_config_init()
|
D | et1011c.c | 49 int ctl = phy_read(phydev, MII_BMCR); in et1011c_config_aneg() 71 val = phy_read(phydev, ET1011C_STATUS_REG); in et1011c_read_status() 74 val = phy_read(phydev, ET1011C_CONFIG_REG); in et1011c_read_status()
|
D | national.c | 55 return phy_read(phydev, NS_EXP_MEM_DATA); in ns_exp_read() 66 int ret = phy_read(phydev, DP83865_INT_STATUS); in ns_ack_interrupt() 82 irq_status = phy_read(phydev, DP83865_INT_STATUS); in ns_handle_interrupt() 123 int bmcr = phy_read(phydev, MII_BMCR); in ns_giga_speed_fallback()
|
D | amd.c | 35 err = phy_read(phydev, MII_BMSR); in am79c_ack_interrupt() 39 err = phy_read(phydev, MII_AM79C_IR); in am79c_ack_interrupt() 76 irq_status = phy_read(phydev, MII_AM79C_IR); in am79c_handle_interrupt()
|
D | uPD60620.c | 40 phy_state = phy_read(phydev, MII_BMSR); in upd60620_read_status() 50 phy_state = phy_read(phydev, PHY_PHYSCR); in upd60620_read_status() 64 phy_state = phy_read(phydev, MII_LPA); in upd60620_read_status()
|
D | meson-gxl.c | 88 ret = phy_read(phydev, TSTREAD1); in meson_gxl_read_reg() 174 lpa = phy_read(phydev, MII_LPA); in meson_gxl_read_status() 178 exp = phy_read(phydev, MII_EXPANSION); in meson_gxl_read_status() 196 int ret = phy_read(phydev, INTSRC_FLAG); in meson_gxl_ack_interrupt() 234 irq_status = phy_read(phydev, INTSRC_FLAG); in meson_gxl_handle_interrupt()
|
D | dp83822.c | 168 phy_read(phydev, MII_DP83822_MISR2); in dp83822_set_wol() 227 misr_status = phy_read(phydev, MII_DP83822_MISR1); in dp83822_config_intr() 247 misr_status = phy_read(phydev, MII_DP83822_MISR2); in dp83822_config_intr() 266 physcr_status = phy_read(phydev, MII_DP83822_PHYSCR); in dp83822_config_intr() 281 physcr_status = phy_read(phydev, MII_DP83822_PHYSCR); in dp83822_config_intr() 303 irq_status = phy_read(phydev, MII_DP83822_MISR1); in dp83822_handle_interrupt() 311 irq_status = phy_read(phydev, MII_DP83822_MISR2); in dp83822_handle_interrupt() 337 int status = phy_read(phydev, MII_DP83822_PHYSTS); in dp83822_read_status() 346 ctrl2 = phy_read(phydev, MII_DP83822_CTRL_2); in dp83822_read_status() 437 bmcr = phy_read(phydev, MII_BMCR); in dp83822_config_init()
|
D | mxl-gpy.c | 93 ret = phy_read(phydev, PHY_ISTAT); in gpy_config_init() 108 ret = phy_read(phydev, PHY_FWV); in gpy_probe() 123 fw_ver = phy_read(phydev, PHY_FWV); in gpy_sgmii_need_reaneg() 145 ret = phy_read(phydev, PHY_MIISTAT); in gpy_2500basex_chk() 319 ret = phy_read(phydev, MII_STAT1000); in gpy_read_status() 327 ret = phy_read(phydev, PHY_MIISTAT); in gpy_read_status() 368 reg = phy_read(phydev, PHY_ISTAT); in gpy_handle_interrupt() 430 ret = phy_read(phydev, PHY_ISTAT); in gpy_set_wol() 449 ret = phy_read(phydev, PHY_ISTAT); in gpy_set_wol() 475 ret = phy_read(phydev, PHY_IMASK); in gpy_get_wol() [all …]
|
D | micrel.c | 168 return phy_read(phydev, MII_KSZPHY_EXTREG_READ); in kszphy_extended_read() 176 rc = phy_read(phydev, MII_KSZPHY_INTCS); in kszphy_ack_interrupt() 193 temp = phy_read(phydev, MII_KSZPHY_CTRL); in kszphy_config_intr() 223 irq_status = phy_read(phydev, MII_KSZPHY_INTCS); in kszphy_handle_interrupt() 241 ctrl = phy_read(phydev, MII_KSZPHY_CTRL); in kszphy_rmii_clk_sel() 268 temp = phy_read(phydev, reg); in kszphy_setup_led() 291 ret = phy_read(phydev, MII_KSZPHY_OMSO); in kszphy_broadcast_disable() 307 ret = phy_read(phydev, MII_KSZPHY_OMSO); in kszphy_nand_tree_disable() 411 ret = phy_read(phydev, MII_BMSR); in ksz8051_ksz8795_match_phy_device() 489 ret = phy_read(phydev, MII_KSZPHY_CTRL_2); in ksz8081_mdix_update() [all …]
|
D | dp83867.c | 172 int err = phy_read(phydev, MII_DP83867_ISR); in dp83867_ack_interrupt() 188 val_micr = phy_read(phydev, MII_DP83867_MICR); in dp83867_set_wol() 298 micr_status = phy_read(phydev, MII_DP83867_MICR); in dp83867_config_intr() 327 irq_status = phy_read(phydev, MII_DP83867_ISR); in dp83867_handle_interrupt() 333 irq_enabled = phy_read(phydev, MII_DP83867_MICR); in dp83867_handle_interrupt() 349 int status = phy_read(phydev, MII_DP83867_PHYSTS); in dp83867_read_status() 378 val = phy_read(phydev, DP83867_CFG2); in dp83867_get_downshift() 677 val = phy_read(phydev, MII_DP83867_PHYCTRL); in dp83867_config_init() 697 val = phy_read(phydev, MII_DP83867_PHYCTRL); in dp83867_config_init() 795 val = phy_read(phydev, DP83867_CFG3); in dp83867_config_init()
|
D | adin.c | 322 val = phy_read(phydev, ADIN1300_PHY_CTRL2); in adin_get_downshift() 326 cnt = phy_read(phydev, ADIN1300_PHY_CTRL3); in adin_get_downshift() 366 val = phy_read(phydev, ADIN1300_PHY_CTRL_STATUS2); in adin_get_edpd() 467 int rc = phy_read(phydev, ADIN1300_INT_STATUS_REG); in adin_phy_ack_intr() 499 irq_status = phy_read(phydev, ADIN1300_INT_STATUS_REG); in adin_phy_handle_interrupt() 594 reg = phy_read(phydev, ADIN1300_PHY_CTRL1); in adin_config_mdix() 636 reg = phy_read(phydev, ADIN1300_PHY_CTRL1); in adin_mdix_update() 657 reg = phy_read(phydev, ADIN1300_PHY_STATUS1); in adin_mdix_update() 754 ret = phy_read(phydev, stat->reg1); in adin_get_stat() 771 rc = phy_read(phydev, ADIN1300_RX_ERR_CNT); in adin_get_stats()
|
D | davicom.c | 66 int err = phy_read(phydev, MII_DM9161_INTR); in dm9161_ack_interrupt() 76 temp = phy_read(phydev, MII_DM9161_INTR); in dm9161_config_intr() 104 irq_status = phy_read(phydev, MII_DM9161_INTR); in dm9161_handle_interrupt()
|
D | bcm-phy-lib.c | 111 return phy_read(phydev, MII_BCM54XX_AUX_CTL); in bcm54xx_auxctl_read() 132 tmp = phy_read(phydev, MII_BCM54XX_AUX_CTL); in bcm_phy_write_misc() 156 tmp = phy_read(phydev, MII_BCM54XX_AUX_CTL); in bcm_phy_read_misc() 174 reg = phy_read(phydev, MII_BCM54XX_ISR); in bcm_phy_ack_intr() 186 reg = phy_read(phydev, MII_BCM54XX_ECR); in bcm_phy_config_intr() 213 irq_status = phy_read(phydev, MII_BCM54XX_ISR); in bcm_phy_handle_interrupt() 224 irq_mask = phy_read(phydev, MII_BCM54XX_IMR); in bcm_phy_handle_interrupt() 243 return MII_BCM54XX_SHD_DATA(phy_read(phydev, MII_BCM54XX_SHD)); in bcm_phy_read_shadow() 537 val = phy_read(phydev, stat.reg); in bcm_phy_get_stat()
|
D | intel-xway.c | 185 val = phy_read(phydev, XWAY_MDIO_MIICTRL); in xway_gphy_rgmii_init() 244 phy_read(phydev, XWAY_MDIO_ISTAT); in xway_gphy_config_init() 292 reg = phy_read(phydev, MII_CTRL1000); in xway_gphy14_config_aneg() 305 reg = phy_read(phydev, XWAY_MDIO_ISTAT); in xway_gphy_ack_interrupt() 336 irq_status = phy_read(phydev, XWAY_MDIO_ISTAT); in xway_gphy_handle_interrupt()
|
/Linux-v5.15/arch/powerpc/platforms/85xx/ |
D | mpc85xx_mds.c | 70 scr = phy_read(phydev, MV88E1111_SCR); in mpc8568_fixup_125_clock() 85 scr = phy_read(phydev, MV88E1111_SCR); in mpc8568_fixup_125_clock() 106 temp = phy_read(phydev, 30); in mpc8568_mds_phy_fixups() 122 temp = phy_read(phydev, 30); in mpc8568_mds_phy_fixups() 127 temp = phy_read(phydev, 30); in mpc8568_mds_phy_fixups() 140 temp = phy_read(phydev, 16); in mpc8568_mds_phy_fixups()
|