Home
last modified time | relevance | path

Searched refs:phase (Results 1 – 25 of 375) sorted by relevance

12345678910>>...15

/Linux-v5.15/drivers/clk/hisilicon/
Dclk-hisi-phase.c30 static int hisi_phase_regval_to_degrees(struct clk_hisi_phase *phase, in hisi_phase_regval_to_degrees() argument
35 for (i = 0; i < phase->phase_num; i++) in hisi_phase_regval_to_degrees()
36 if (phase->phase_regvals[i] == regval) in hisi_phase_regval_to_degrees()
37 return phase->phase_degrees[i]; in hisi_phase_regval_to_degrees()
44 struct clk_hisi_phase *phase = to_clk_hisi_phase(hw); in hisi_clk_get_phase() local
47 regval = readl(phase->reg); in hisi_clk_get_phase()
48 regval = (regval & phase->mask) >> phase->shift; in hisi_clk_get_phase()
50 return hisi_phase_regval_to_degrees(phase, regval); in hisi_clk_get_phase()
53 static int hisi_phase_degrees_to_regval(struct clk_hisi_phase *phase, in hisi_phase_degrees_to_regval() argument
58 for (i = 0; i < phase->phase_num; i++) in hisi_phase_degrees_to_regval()
[all …]
/Linux-v5.15/drivers/clk/sunxi-ng/
Dccu_phase.c15 struct ccu_phase *phase = hw_to_ccu_phase(hw); in ccu_phase_get_phase() local
22 reg = readl(phase->common.base + phase->common.reg); in ccu_phase_get_phase()
23 delay = (reg >> phase->shift); in ccu_phase_get_phase()
24 delay &= (1 << phase->width) - 1; in ccu_phase_get_phase()
58 struct ccu_phase *phase = hw_to_ccu_phase(hw); in ccu_phase_set_phase() local
110 spin_lock_irqsave(phase->common.lock, flags); in ccu_phase_set_phase()
111 reg = readl(phase->common.base + phase->common.reg); in ccu_phase_set_phase()
112 reg &= ~GENMASK(phase->width + phase->shift - 1, phase->shift); in ccu_phase_set_phase()
113 writel(reg | (delay << phase->shift), in ccu_phase_set_phase()
114 phase->common.base + phase->common.reg); in ccu_phase_set_phase()
[all …]
/Linux-v5.15/drivers/gpu/drm/tidss/
Dtidss_dispc_regs.h120 #define DISPC_VID_FIR_COEF_H0(phase) (0x6c + (phase) * 4) argument
122 #define DISPC_VID_FIR_COEF_H0_C(phase) (0x90 + (phase) * 4) argument
125 #define DISPC_VID_FIR_COEF_H12(phase) (0xb4 + (phase) * 4) argument
127 #define DISPC_VID_FIR_COEF_H12_C(phase) (0xf4 + (phase) * 4) argument
130 #define DISPC_VID_FIR_COEF_V0(phase) (0x134 + (phase) * 4) argument
132 #define DISPC_VID_FIR_COEF_V0_C(phase) (0x158 + (phase) * 4) argument
135 #define DISPC_VID_FIR_COEF_V12(phase) (0x17c + (phase) * 4) argument
137 #define DISPC_VID_FIR_COEF_V12_C(phase) (0x1bc + (phase) * 4) argument
/Linux-v5.15/drivers/clk/sunxi/
Dclk-mod0.c175 struct mmc_phase *phase = to_mmc_phase(hw); in mmc_get_phase() local
181 value = readl(phase->reg); in mmc_get_phase()
182 delay = (value >> phase->offset) & 0x3; in mmc_get_phase()
217 struct mmc_phase *phase = to_mmc_phase(hw); in mmc_set_phase() local
268 spin_lock_irqsave(phase->lock, flags); in mmc_set_phase()
269 value = readl(phase->reg); in mmc_set_phase()
270 value &= ~GENMASK(phase->offset + 3, phase->offset); in mmc_set_phase()
271 value |= delay << phase->offset; in mmc_set_phase()
272 writel(value, phase->reg); in mmc_set_phase()
273 spin_unlock_irqrestore(phase->lock, flags); in mmc_set_phase()
[all …]
/Linux-v5.15/drivers/hwmon/pmbus/
Dmp2888.c94 mp2888_read_phase(struct i2c_client *client, struct mp2888_data *data, int page, int phase, u8 reg) in mp2888_read_phase() argument
98 ret = pmbus_read_word_data(client, page, phase, reg); in mp2888_read_phase()
102 if (!((phase + 1) % 2)) in mp2888_read_phase()
129 mp2888_read_phases(struct i2c_client *client, struct mp2888_data *data, int page, int phase) in mp2888_read_phases() argument
133 switch (phase) { in mp2888_read_phases()
135 ret = mp2888_read_phase(client, data, page, phase, MP2888_MFR_READ_CS1_2); in mp2888_read_phases()
138 ret = mp2888_read_phase(client, data, page, phase, MP2888_MFR_READ_CS3_4); in mp2888_read_phases()
141 ret = mp2888_read_phase(client, data, page, phase, MP2888_MFR_READ_CS5_6); in mp2888_read_phases()
144 ret = mp2888_read_phase(client, data, page, phase, MP2888_MFR_READ_CS7_8); in mp2888_read_phases()
147 ret = mp2888_read_phase(client, data, page, phase, MP2888_MFR_READ_CS9_10); in mp2888_read_phases()
[all …]
Dmp2975.c90 mp2975_read_word_helper(struct i2c_client *client, int page, int phase, u8 reg, in mp2975_read_word_helper() argument
93 int ret = pmbus_read_word_data(client, page, phase, reg); in mp2975_read_word_helper()
122 int page, int phase, u8 reg) in mp2975_read_phase() argument
126 ret = pmbus_read_word_data(client, page, phase, reg); in mp2975_read_phase()
130 if (!((phase + 1) % MP2975_PAGE_NUM)) in mp2975_read_phase()
153 ret = pmbus_read_word_data(client, page, phase, PMBUS_READ_IOUT); in mp2975_read_phase()
163 int page, int phase) in mp2975_read_phases() argument
168 switch (phase) { in mp2975_read_phases()
170 ret = mp2975_read_phase(client, data, page, phase, in mp2975_read_phases()
174 ret = mp2975_read_phase(client, data, page, phase, in mp2975_read_phases()
[all …]
Dir35221.c25 int phase, int reg) in ir35221_read_word_data() argument
31 ret = pmbus_read_word_data(client, page, phase, in ir35221_read_word_data()
35 ret = pmbus_read_word_data(client, page, phase, in ir35221_read_word_data()
39 ret = pmbus_read_word_data(client, page, phase, in ir35221_read_word_data()
43 ret = pmbus_read_word_data(client, page, phase, in ir35221_read_word_data()
47 ret = pmbus_read_word_data(client, page, phase, in ir35221_read_word_data()
51 ret = pmbus_read_word_data(client, page, phase, in ir35221_read_word_data()
55 ret = pmbus_read_word_data(client, page, phase, in ir35221_read_word_data()
59 ret = pmbus_read_word_data(client, page, phase, in ir35221_read_word_data()
Dltc3815.c73 int phase, int reg) in ltc3815_read_word_data() argument
79 ret = pmbus_read_word_data(client, page, phase, in ltc3815_read_word_data()
83 ret = pmbus_read_word_data(client, page, phase, in ltc3815_read_word_data()
87 ret = pmbus_read_word_data(client, page, phase, in ltc3815_read_word_data()
91 ret = pmbus_read_word_data(client, page, phase, in ltc3815_read_word_data()
95 ret = pmbus_read_word_data(client, page, phase, in ltc3815_read_word_data()
/Linux-v5.15/drivers/char/
Dppdev.c397 pp->saved_state.phase = info->phase; in pp_do_ioctl()
399 info->phase = pp->state.phase; in pp_do_ioctl()
428 pp->state.phase = init_phase(mode); in pp_do_ioctl()
432 pp->pdev->port->ieee1284.phase = pp->state.phase; in pp_do_ioctl()
452 int phase; in pp_do_ioctl() local
454 if (copy_from_user(&phase, argp, sizeof(phase))) in pp_do_ioctl()
458 pp->state.phase = phase; in pp_do_ioctl()
461 pp->pdev->port->ieee1284.phase = phase; in pp_do_ioctl()
467 int phase; in pp_do_ioctl() local
470 phase = pp->pdev->port->ieee1284.phase; in pp_do_ioctl()
[all …]
/Linux-v5.15/drivers/gpu/drm/imx/dcss/
Ddcss-scaler.c178 int phase; in dcss_scaler_gaussian_filter() local
183 for (phase = 0; phase < PSC_STORED_PHASES; phase++) { in dcss_scaler_gaussian_filter()
184 coef[phase][0] = 0; in dcss_scaler_gaussian_filter()
185 coef[phase][PSC_NUM_TAPS - 1] = 0; in dcss_scaler_gaussian_filter()
232 for (phase = 0; phase < PSC_STORED_PHASES; phase++) { in dcss_scaler_gaussian_filter()
237 sum += coef[phase][i]; in dcss_scaler_gaussian_filter()
239 ll_temp = coef[phase][i]; in dcss_scaler_gaussian_filter()
243 coef[phase][i] = (int)ll_temp; in dcss_scaler_gaussian_filter()
589 int i, phase; in dcss_scaler_program_5_coef_set() local
605 for (phase = (PSC_NUM_PHASES >> 1) - 1; in dcss_scaler_program_5_coef_set()
[all …]
/Linux-v5.15/drivers/net/wwan/iosm/
Diosm_ipc_imem_ops.c18 ipc_imem_phase_get_string(ipc_imem->phase), if_id); in ipc_imem_sys_wwan_open()
23 ipc_imem_phase_get_string(ipc_imem->phase)); in ipc_imem_sys_wwan_open()
71 if (ipc_imem->phase != IPC_P_RUN) { in ipc_imem_sys_wwan_transmit()
73 ipc_imem_phase_get_string(ipc_imem->phase)); in ipc_imem_sys_wwan_transmit()
139 enum ipc_phase phase; in ipc_imem_is_channel_active() local
142 phase = ipc_imem->phase; in ipc_imem_is_channel_active()
145 switch (phase) { in ipc_imem_is_channel_active()
167 channel->channel_id, phase); in ipc_imem_is_channel_active()
193 curr_phase = ipc_imem->phase; in ipc_imem_sys_cdev_close()
284 ipc_imem_phase_get_string(ipc_imem->phase)); in ipc_imem_sys_port_open()
[all …]
Diosm_ipc_imem.c247 ipc_imem_phase_get_string(ipc_imem->phase), in ipc_imem_ipc_init_check()
499 return (ipc_imem->phase == IPC_P_RUN && in ipc_imem_get_exec_stage_buffered()
530 if (ipc_imem->phase != IPC_P_RUN) { in ipc_imem_run_state_worker()
572 enum ipc_phase old_phase, phase; in ipc_imem_handle_irq() local
581 old_phase = ipc_imem->phase; in ipc_imem_handle_irq()
591 phase = ipc_imem_phase_update(ipc_imem); in ipc_imem_handle_irq()
593 switch (phase) { in ipc_imem_handle_irq()
631 ipc_imem_phase_get_string(phase)); in ipc_imem_handle_irq()
696 if ((phase == IPC_P_PSI || phase == IPC_P_EBL) && in ipc_imem_handle_irq()
741 if (ipc_imem->phase != IPC_P_ROM) { in ipc_imem_phase_update_check()
[all …]
/Linux-v5.15/drivers/parport/
Dieee1284_ops.c52 port->physport->ieee1284.phase = IEEE1284_PH_FWD_DATA; in parport_ieee1284_write_compat()
138 port->physport->ieee1284.phase = IEEE1284_PH_FWD_IDLE; in parport_ieee1284_write_compat()
171 port->ieee1284.phase = IEEE1284_PH_REV_DATA; in parport_ieee1284_read_nibble()
221 port->physport->ieee1284.phase = IEEE1284_PH_REV_IDLE; in parport_ieee1284_read_nibble()
224 port->physport->ieee1284.phase = IEEE1284_PH_HBUSY_DAVAIL; in parport_ieee1284_read_nibble()
259 port->physport->ieee1284.phase = IEEE1284_PH_REV_DATA; in parport_ieee1284_read_byte()
306 port->physport->ieee1284.phase = IEEE1284_PH_REV_IDLE; in parport_ieee1284_read_byte()
309 port->physport->ieee1284.phase = IEEE1284_PH_HBUSY_DAVAIL; in parport_ieee1284_read_byte()
345 port->ieee1284.phase = IEEE1284_PH_REV_IDLE; in ecp_forward_to_reverse()
348 port->ieee1284.phase = IEEE1284_PH_ECP_DIR_UNKNOWN; in ecp_forward_to_reverse()
[all …]
/Linux-v5.15/drivers/gpu/drm/amd/display/dc/dcn21/
Ddcn21_dccg.c53 int phase; in dccg21_update_dpp_dto() local
67 phase = (req_dppclk + 9999) / 10000; in dccg21_update_dpp_dto()
69 if (phase > modulo) { in dccg21_update_dpp_dto()
74 phase = modulo; in dccg21_update_dpp_dto()
85 phase = 10; in dccg21_update_dpp_dto()
89 DPPCLK0_DTO_PHASE, phase, in dccg21_update_dpp_dto()
/Linux-v5.15/include/trace/events/
Dclk.h200 TP_PROTO(struct clk_core *core, int phase),
202 TP_ARGS(core, phase),
206 __field( int, phase )
211 __entry->phase = phase;
214 TP_printk("%s %d", __get_str(name), (int)__entry->phase)
219 TP_PROTO(struct clk_core *core, int phase),
221 TP_ARGS(core, phase)
226 TP_PROTO(struct clk_core *core, int phase),
228 TP_ARGS(core, phase)
/Linux-v5.15/drivers/mmc/core/
Dhost.c215 struct mmc_clk_phase *phase) in mmc_of_parse_timing_phase() argument
221 phase->valid = !rc; in mmc_of_parse_timing_phase()
222 if (phase->valid) { in mmc_of_parse_timing_phase()
223 phase->in_deg = degrees[0]; in mmc_of_parse_timing_phase()
224 phase->out_deg = degrees[1]; in mmc_of_parse_timing_phase()
234 &map->phase[MMC_TIMING_LEGACY]); in mmc_of_parse_clk_phase()
236 &map->phase[MMC_TIMING_MMC_HS]); in mmc_of_parse_clk_phase()
238 &map->phase[MMC_TIMING_SD_HS]); in mmc_of_parse_clk_phase()
240 &map->phase[MMC_TIMING_UHS_SDR12]); in mmc_of_parse_clk_phase()
242 &map->phase[MMC_TIMING_UHS_SDR25]); in mmc_of_parse_clk_phase()
[all …]
/Linux-v5.15/drivers/char/ipmi/
Dkcs_bmc_cdev_ipmi.c76 enum kcs_ipmi_phases phase; member
133 priv->phase = KCS_PHASE_ERROR; in kcs_bmc_ipmi_force_abort()
145 switch (priv->phase) { in kcs_bmc_ipmi_handle_data()
147 priv->phase = KCS_PHASE_WRITE_DATA; in kcs_bmc_ipmi_handle_data()
165 priv->phase = KCS_PHASE_WRITE_DONE; in kcs_bmc_ipmi_handle_data()
187 priv->phase = KCS_PHASE_IDLE; in kcs_bmc_ipmi_handle_data()
198 priv->phase = KCS_PHASE_ABORT_ERROR2; in kcs_bmc_ipmi_handle_data()
205 priv->phase = KCS_PHASE_IDLE; in kcs_bmc_ipmi_handle_data()
224 priv->phase = KCS_PHASE_WRITE_START; in kcs_bmc_ipmi_handle_cmd()
231 if (priv->phase != KCS_PHASE_WRITE_DATA) { in kcs_bmc_ipmi_handle_cmd()
[all …]
/Linux-v5.15/drivers/gpu/drm/i915/gem/
Di915_gem_pm.c49 }, **phase; in i915_gem_suspend_late() local
76 for (phase = phases; *phase; phase++) { in i915_gem_suspend_late()
77 list_for_each_entry(obj, *phase, mm.link) { in i915_gem_suspend_late()
/Linux-v5.15/drivers/scsi/pcmcia/
Dnsp_cs.c228 SCpnt->SCp.phase = PH_UNDETERMINED; in nsp_queuecommand_lck()
369 unsigned char phase, arbit; in nsphw_start_selection() local
373 phase = nsp_index_read(base, SCSIBUSMON); in nsphw_start_selection()
374 if(phase != BUSMON_BUS_FREE) { in nsphw_start_selection()
381 SCpnt->SCp.phase = PH_ARBSTART; in nsphw_start_selection()
401 SCpnt->SCp.phase = PH_SELSTART; in nsphw_start_selection()
548 unsigned char phase, i_src; in nsp_expect_signal() local
554 phase = nsp_index_read(base, SCSIBUSMON); in nsp_expect_signal()
555 if (phase == 0xff) { in nsp_expect_signal()
564 if ((phase & mask) != 0 && (phase & BUSMON_PHASE_MASK) == current_phase) { in nsp_expect_signal()
[all …]
/Linux-v5.15/Documentation/devicetree/bindings/mmc/
Dexynos-dw-mshc.txt30 * samsung,dw-mshc-sdr-timing: Specifies the value of CIU clock phase shift value
31 in transmit mode and CIU clock phase shift value in receive mode for single
35 * samsung,dw-mshc-ddr-timing: Specifies the value of CUI clock phase shift value
36 in transmit mode and CIU clock phase shift value in receive mode for double
39 * samsung,dw-mshc-hs400-timing: Specifies the value of CIU TX and RX clock phase
45 - First Cell: CIU clock phase shift value for tx mode.
46 - Second Cell: CIU clock phase shift value for rx mode.
49 - valid value for tx phase shift and rx phase shift is 0 to 7.
50 - when CIU clock divider value is set to 3, all possible 8 phase shift
53 phase shift clocks should be 0.
/Linux-v5.15/drivers/leds/trigger/
Dledtrig-heartbeat.c27 unsigned int phase; member
52 switch (heartbeat_data->phase) { in led_heartbeat_function()
65 heartbeat_data->phase++; in led_heartbeat_function()
71 heartbeat_data->phase++; in led_heartbeat_function()
77 heartbeat_data->phase++; in led_heartbeat_function()
84 heartbeat_data->phase = 0; in led_heartbeat_function()
140 heartbeat_data->phase = 0; in heartbeat_trig_activate()
/Linux-v5.15/tools/power/pm-graph/
Dsleepgraph.py1422 for phase in sorted(self.dmesg.keys()):
1423 if '*' in phase:
1424 p = phase.split('*')
1426 self.dmesg[pnew] = self.dmesg.pop(phase)
1428 for phase in self.sortedPhases():
1429 self.devicegroups.append([phase])
1430 def nextPhase(self, phase, offset): argument
1431 order = self.dmesg[phase]['order'] + offset
1505 for phase in self.sortedPhases():
1506 list = self.dmesg[phase]['list']
[all …]
/Linux-v5.15/drivers/scsi/
DNCR5380.c767 p = hostdata->connected->SCp.phase; in NCR5380_dma_complete()
971 unsigned char tmp[3], phase; in NCR5380_select() local
1202 phase = PHASE_MSGOUT; in NCR5380_select()
1203 NCR5380_transfer_pio(instance, &phase, &len, &data, 0); in NCR5380_select()
1260 unsigned char *phase, int *count, in NCR5380_transfer_pio() argument
1264 unsigned char p = *phase, tmp; in NCR5380_transfer_pio()
1363 *phase = tmp & PHASE_MASK; in NCR5380_transfer_pio()
1365 *phase = PHASE_UNKNOWN; in NCR5380_transfer_pio()
1367 if (!c || (*phase == p)) in NCR5380_transfer_pio()
1412 unsigned char *msgptr, phase, tmp; in do_abort() local
[all …]
/Linux-v5.15/drivers/scsi/arm/
Dfas216.c198 info->scsi.type, info->scsi.phase); in fas216_dumpinfo()
274 if (info->scsi.phase < ARRAY_SIZE(phases) && in fas216_drv_phase()
275 phases[info->scsi.phase]) in fas216_drv_phase()
276 return phases[info->scsi.phase]; in fas216_drv_phase()
563 info->scsi.phase = PHASE_MSGOUT_EXPECT; in fas216_handlesync()
604 info->scsi.phase = PHASE_MSGOUT_EXPECT; in fas216_handlesync()
634 SCp->phase -= bytes_transferred; in fas216_updateptrs()
716 total = info->scsi.SCp.phase; in fas216_cleanuptransfer()
734 if (info->scsi.phase == PHASE_DATAOUT) in fas216_cleanuptransfer()
754 info->scsi.SCp.phase); in fas216_transfer()
[all …]
/Linux-v5.15/fs/
Dfsopen.c142 fc->phase = FS_CONTEXT_CREATE_PARAMS; in SYSCALL_DEFINE2()
195 fc->phase = FS_CONTEXT_RECONF_PARAMS; in SYSCALL_DEFINE3()
227 if (fc->phase != FS_CONTEXT_CREATE_PARAMS) in vfs_fsconfig_locked()
231 fc->phase = FS_CONTEXT_CREATING; in vfs_fsconfig_locked()
242 fc->phase = FS_CONTEXT_AWAITING_MOUNT; in vfs_fsconfig_locked()
245 if (fc->phase != FS_CONTEXT_RECONF_PARAMS) in vfs_fsconfig_locked()
247 fc->phase = FS_CONTEXT_RECONFIGURING; in vfs_fsconfig_locked()
261 if (fc->phase != FS_CONTEXT_CREATE_PARAMS && in vfs_fsconfig_locked()
262 fc->phase != FS_CONTEXT_RECONF_PARAMS) in vfs_fsconfig_locked()
267 fc->phase = FS_CONTEXT_FAILED; in vfs_fsconfig_locked()

12345678910>>...15