Home
last modified time | relevance | path

Searched refs:mmUVD_RB_SIZE2 (Results 1 – 12 of 12) sorted by relevance

/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_6_0_d.h41 #define mmUVD_RB_SIZE2 0x3c23 macro
Duvd_7_0_offset.h88 #define mmUVD_RB_SIZE2 macro
/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_offset.h210 #define mmUVD_RB_SIZE2 macro
Dvcn_2_5_offset.h565 #define mmUVD_RB_SIZE2 macro
Dvcn_2_0_0_offset.h922 #define mmUVD_RB_SIZE2 macro
Dvcn_3_0_0_offset.h895 #define mmUVD_RB_SIZE2 macro
/Linux-v5.15/drivers/gpu/drm/amd/amdgpu/
Dvcn_v1_0.c945 WREG32_SOC15(UVD, 0, mmUVD_RB_SIZE2, ring->ring_size / 4); in vcn_v1_0_start_spg_mode()
1250 WREG32_SOC15(UVD, 0, mmUVD_RB_SIZE2, ring->ring_size / 4); in vcn_v1_0_pause_dpg_mode()
Dvcn_v2_0.c1092 WREG32_SOC15(UVD, 0, mmUVD_RB_SIZE2, ring->ring_size / 4); in vcn_v2_0_start()
1243 WREG32_SOC15(UVD, 0, mmUVD_RB_SIZE2, ring->ring_size / 4); in vcn_v2_0_pause_dpg_mode()
Dvcn_v2_5.c1096 WREG32_SOC15(VCN, i, mmUVD_RB_SIZE2, ring->ring_size / 4); in vcn_v2_5_start()
1446 WREG32_SOC15(VCN, inst_idx, mmUVD_RB_SIZE2, ring->ring_size / 4); in vcn_v2_5_pause_dpg_mode()
Dvcn_v3_0.c1290 WREG32_SOC15(VCN, i, mmUVD_RB_SIZE2, ring->ring_size / 4); in vcn_v3_0_start()
1664 WREG32_SOC15(VCN, inst_idx, mmUVD_RB_SIZE2, ring->ring_size / 4); in vcn_v3_0_pause_dpg_mode()
Duvd_v6_0.c881 WREG32(mmUVD_RB_SIZE2, ring->ring_size / 4); in uvd_v6_0_start()
Duvd_v7_0.c1129 WREG32_SOC15(UVD, k, mmUVD_RB_SIZE2, ring->ring_size / 4); in uvd_v7_0_start()