| /Linux-v5.15/drivers/gpu/drm/amd/amdgpu/ |
| D | sdma_v3_0.c | 84 mmSDMA0_GFX_IB_CNTL, 0x800f0111, 0x00000100, 103 mmSDMA0_GFX_IB_CNTL, 0x800f0111, 0x00000100, 122 mmSDMA0_GFX_IB_CNTL, 0x800f0111, 0x00000100, 136 mmSDMA0_GFX_IB_CNTL, 0x800f0111, 0x00000100, 150 mmSDMA0_GFX_IB_CNTL, 0x00000100, 0x00000100, 170 mmSDMA0_GFX_IB_CNTL, 0x00000100, 0x00000100, 532 ib_cntl = RREG32(mmSDMA0_GFX_IB_CNTL + sdma_offsets[i]); in sdma_v3_0_gfx_stop() 534 WREG32(mmSDMA0_GFX_IB_CNTL + sdma_offsets[i], ib_cntl); in sdma_v3_0_gfx_stop() 742 ib_cntl = RREG32(mmSDMA0_GFX_IB_CNTL + sdma_offsets[i]); in sdma_v3_0_gfx_resume() 748 WREG32(mmSDMA0_GFX_IB_CNTL + sdma_offsets[i], ib_cntl); in sdma_v3_0_gfx_resume()
|
| D | mxgpu_vi.c | 106 mmSDMA0_GFX_IB_CNTL, 0x800f0111, 0x00000100, 245 mmSDMA0_GFX_IB_CNTL, 0x800f0111, 0x00000100,
|
| D | sdma_v2_4.c | 358 ib_cntl = RREG32(mmSDMA0_GFX_IB_CNTL + sdma_offsets[i]); in sdma_v2_4_gfx_stop() 360 WREG32(mmSDMA0_GFX_IB_CNTL + sdma_offsets[i], ib_cntl); in sdma_v2_4_gfx_stop() 474 ib_cntl = RREG32(mmSDMA0_GFX_IB_CNTL + sdma_offsets[i]); in sdma_v2_4_gfx_resume() 480 WREG32(mmSDMA0_GFX_IB_CNTL + sdma_offsets[i], ib_cntl); in sdma_v2_4_gfx_resume()
|
| D | sdma_v4_0.c | 92 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GFX_IB_CNTL, 0x800f0100, 0x00000100), 140 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GFX_IB_CNTL, 0x800f0111, 0x00000100), 1004 ib_cntl = RREG32_SDMA(i, mmSDMA0_GFX_IB_CNTL); in sdma_v4_0_gfx_stop() 1006 WREG32_SDMA(i, mmSDMA0_GFX_IB_CNTL, ib_cntl); in sdma_v4_0_gfx_stop() 1241 ib_cntl = RREG32_SDMA(i, mmSDMA0_GFX_IB_CNTL); in sdma_v4_0_gfx_resume() 1247 WREG32_SDMA(i, mmSDMA0_GFX_IB_CNTL, ib_cntl); in sdma_v4_0_gfx_resume()
|
| D | sdma_v5_2.c | 491 ib_cntl = RREG32_SOC15_IP(GC, sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_GFX_IB_CNTL)); in sdma_v5_2_gfx_stop() 493 WREG32_SOC15_IP(GC, sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_GFX_IB_CNTL), ib_cntl); in sdma_v5_2_gfx_stop() 724 ib_cntl = RREG32_SOC15_IP(GC, sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_GFX_IB_CNTL)); in sdma_v5_2_gfx_resume() 730 WREG32_SOC15_IP(GC, sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_GFX_IB_CNTL), ib_cntl); in sdma_v5_2_gfx_resume()
|
| D | sdma_v5_0.c | 602 ib_cntl = RREG32_SOC15_IP(GC, sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_GFX_IB_CNTL)); in sdma_v5_0_gfx_stop() 604 WREG32_SOC15_IP(GC, sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_GFX_IB_CNTL), ib_cntl); in sdma_v5_0_gfx_stop() 848 ib_cntl = RREG32_SOC15_IP(GC, sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_GFX_IB_CNTL)); in sdma_v5_0_gfx_resume() 854 WREG32_SOC15_IP(GC, sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_GFX_IB_CNTL), ib_cntl); in sdma_v5_0_gfx_resume()
|
| D | cik_sdma.c | 325 WREG32(mmSDMA0_GFX_IB_CNTL + sdma_offsets[i], 0); in cik_sdma_gfx_stop() 501 WREG32(mmSDMA0_GFX_IB_CNTL + sdma_offsets[i], ib_cntl); in cik_sdma_gfx_resume()
|
| /Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/sdma0/ |
| D | sdma0_4_1_offset.h | 224 #define mmSDMA0_GFX_IB_CNTL … macro
|
| D | sdma0_4_0_offset.h | 228 #define mmSDMA0_GFX_IB_CNTL 0x008a macro
|
| D | sdma0_4_2_2_offset.h | 228 #define mmSDMA0_GFX_IB_CNTL … macro
|
| D | sdma0_4_2_offset.h | 224 #define mmSDMA0_GFX_IB_CNTL … macro
|
| /Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/oss/ |
| D | oss_2_4_d.h | 197 #define mmSDMA0_GFX_IB_CNTL 0x348a macro
|
| D | oss_3_0_1_d.h | 224 #define mmSDMA0_GFX_IB_CNTL 0x348a macro
|
| D | oss_2_0_d.h | 256 #define mmSDMA0_GFX_IB_CNTL 0x348a macro
|
| D | oss_3_0_d.h | 349 #define mmSDMA0_GFX_IB_CNTL 0x348a macro
|
| /Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| D | gc_10_1_0_offset.h | 222 #define mmSDMA0_GFX_IB_CNTL … macro
|
| D | gc_10_3_0_offset.h | 208 #define mmSDMA0_GFX_IB_CNTL … macro
|