Searched refs:mmRLC_MEM_SLP_CNTL (Results 1 – 14 of 14) sorted by relevance
| /Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/gca/ |
| D | gfx_6_0_d.h | 1156 #define mmRLC_MEM_SLP_CNTL 0x30D8 macro
|
| D | gfx_7_0_d.h | 1247 #define mmRLC_MEM_SLP_CNTL 0x30c6 macro
|
| D | gfx_7_2_d.h | 1260 #define mmRLC_MEM_SLP_CNTL 0x30c6 macro
|
| D | gfx_8_0_d.h | 1349 #define mmRLC_MEM_SLP_CNTL 0xec06 macro
|
| D | gfx_8_1_d.h | 1351 #define mmRLC_MEM_SLP_CNTL 0xec06 macro
|
| /Linux-v5.15/drivers/gpu/drm/amd/amdgpu/ |
| D | gfx_v9_0.c | 4915 def = data = RREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL); in gfx_v9_0_update_medium_grain_clock_gating()
4918 WREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL, data); in gfx_v9_0_update_medium_grain_clock_gating()
4944 data = RREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL); in gfx_v9_0_update_medium_grain_clock_gating()
4947 WREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL, data); in gfx_v9_0_update_medium_grain_clock_gating()
5250 data = RREG32_KIQ(SOC15_REG_OFFSET(GC, 0, mmRLC_MEM_SLP_CNTL)); in gfx_v9_0_get_clockgating_state()
|
| D | gfx_v8_0.c | 709 mmRLC_MEM_SLP_CNTL, 0xffffffff, 0x00020201,
5510 data = RREG32(mmRLC_MEM_SLP_CNTL); in gfx_v8_0_get_clockgating_state()
5725 data = RREG32(mmRLC_MEM_SLP_CNTL); in gfx_v8_0_update_medium_grain_clock_gating()
5728 WREG32(mmRLC_MEM_SLP_CNTL, data); in gfx_v8_0_update_medium_grain_clock_gating()
|
| D | gfx_v7_0.c | 3683 data = RREG32(mmRLC_MEM_SLP_CNTL); in gfx_v7_0_enable_mgcg()
3686 WREG32(mmRLC_MEM_SLP_CNTL, data); in gfx_v7_0_enable_mgcg()
|
| D | gfx_v10_0.c | 7934 def = data = RREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL); in gfx_v10_0_update_medium_grain_clock_gating()
7937 WREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL, data); in gfx_v10_0_update_medium_grain_clock_gating()
7967 data = RREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL); in gfx_v10_0_update_medium_grain_clock_gating()
7970 WREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL, data); in gfx_v10_0_update_medium_grain_clock_gating()
8475 data = RREG32_KIQ(SOC15_REG_OFFSET(GC, 0, mmRLC_MEM_SLP_CNTL)); in gfx_v10_0_get_clockgating_state()
|
| /Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| D | gc_9_0_offset.h | 5969 #define mmRLC_MEM_SLP_CNTL … macro
|
| D | gc_9_1_offset.h | 6191 #define mmRLC_MEM_SLP_CNTL … macro
|
| D | gc_9_2_1_offset.h | 6155 #define mmRLC_MEM_SLP_CNTL … macro
|
| D | gc_10_1_0_offset.h | 9279 #define mmRLC_MEM_SLP_CNTL … macro
|
| D | gc_10_3_0_offset.h | 9083 #define mmRLC_MEM_SLP_CNTL … macro
|
