Home
last modified time | relevance | path

Searched refs:mmPHYPLLB_PIXCLK_RESYNC_CNTL (Results 1 – 9 of 9) sorted by relevance

/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_0_3_offset.h119 #define mmPHYPLLB_PIXCLK_RESYNC_CNTL … macro
Ddcn_3_0_1_offset.h202 #define mmPHYPLLB_PIXCLK_RESYNC_CNTL … macro
Ddcn_2_1_0_offset.h154 #define mmPHYPLLB_PIXCLK_RESYNC_CNTL … macro
Ddcn_1_0_offset.h466 #define mmPHYPLLB_PIXCLK_RESYNC_CNTL … macro
Ddcn_3_0_2_offset.h134 #define mmPHYPLLB_PIXCLK_RESYNC_CNTL … macro
Ddcn_2_0_0_offset.h134 #define mmPHYPLLB_PIXCLK_RESYNC_CNTL … macro
Ddcn_3_0_0_offset.h115 #define mmPHYPLLB_PIXCLK_RESYNC_CNTL … macro
/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_11_2_d.h1070 #define mmPHYPLLB_PIXCLK_RESYNC_CNTL 0x101 macro
Ddce_12_0_offset.h652 #define mmPHYPLLB_PIXCLK_RESYNC_CNTL … macro