Home
last modified time | relevance | path

Searched refs:mmGRBM_GFX_INDEX (Results 1 – 25 of 27) sorted by relevance

12

/Linux-v5.15/drivers/gpu/drm/amd/amdgpu/
Dgfx_v10_0.c343 SOC15_REG_GOLDEN_VALUE(GC, 0, mmGRBM_GFX_INDEX, 0xe0000000, 0x0),
344 SOC15_REG_GOLDEN_VALUE(GC, 0, mmGRBM_GFX_INDEX, 0xffffff, 0x0),
346 SOC15_REG_GOLDEN_VALUE(GC, 0, mmGRBM_GFX_INDEX, 0xffffff, 0x0),
348 SOC15_REG_GOLDEN_VALUE(GC, 0, mmGRBM_GFX_INDEX, 0xffffff, 0x0),
350 SOC15_REG_GOLDEN_VALUE(GC, 0, mmGRBM_GFX_INDEX, 0xffffff, 0x0),
352 SOC15_REG_GOLDEN_VALUE(GC, 0, mmGRBM_GFX_INDEX, 0xffffff, 0x10000),
354 SOC15_REG_GOLDEN_VALUE(GC, 0, mmGRBM_GFX_INDEX, 0xffffff, 0x10000),
356 SOC15_REG_GOLDEN_VALUE(GC, 0, mmGRBM_GFX_INDEX, 0xffffff, 0x0),
358 SOC15_REG_GOLDEN_VALUE(GC, 0, mmGRBM_GFX_INDEX, 0xffffff, 0x0),
360 SOC15_REG_GOLDEN_VALUE(GC, 0, mmGRBM_GFX_INDEX, 0xffffff, 0x0),
[all …]
Dvce_v3_0.c85 WREG32(mmGRBM_GFX_INDEX, GET_VCE_INSTANCE(0)); in vce_v3_0_ring_get_rptr()
87 WREG32(mmGRBM_GFX_INDEX, GET_VCE_INSTANCE(1)); in vce_v3_0_ring_get_rptr()
96 WREG32(mmGRBM_GFX_INDEX, mmGRBM_GFX_INDEX_DEFAULT); in vce_v3_0_ring_get_rptr()
117 WREG32(mmGRBM_GFX_INDEX, GET_VCE_INSTANCE(0)); in vce_v3_0_ring_get_wptr()
119 WREG32(mmGRBM_GFX_INDEX, GET_VCE_INSTANCE(1)); in vce_v3_0_ring_get_wptr()
128 WREG32(mmGRBM_GFX_INDEX, mmGRBM_GFX_INDEX_DEFAULT); in vce_v3_0_ring_get_wptr()
148 WREG32(mmGRBM_GFX_INDEX, GET_VCE_INSTANCE(0)); in vce_v3_0_ring_set_wptr()
150 WREG32(mmGRBM_GFX_INDEX, GET_VCE_INSTANCE(1)); in vce_v3_0_ring_set_wptr()
159 WREG32(mmGRBM_GFX_INDEX, mmGRBM_GFX_INDEX_DEFAULT); in vce_v3_0_ring_set_wptr()
275 WREG32(mmGRBM_GFX_INDEX, GET_VCE_INSTANCE(idx)); in vce_v3_0_start()
[all …]
Dmxgpu_vi.c48 mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,
78 mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,
125 mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,
133 mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,
139 mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,
169 mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,
268 mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,
Dsi.c429 mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,
454 mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,
558 mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,
583 mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,
656 mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,
681 mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,
756 mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,
781 mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,
836 mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,
861 mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,
Damdgpu_amdkfd_gfx_v8.c587 WREG32(mmGRBM_GFX_INDEX, gfx_index_val); in kgd_wave_control_execute()
597 WREG32(mmGRBM_GFX_INDEX, data); in kgd_wave_control_execute()
Damdgpu_amdkfd_gfx_v7.c614 WREG32(mmGRBM_GFX_INDEX, gfx_index_val); in kgd_wave_control_execute()
623 WREG32(mmGRBM_GFX_INDEX, data); in kgd_wave_control_execute()
Dgfx_v8_0.c219 mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,
232 mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,
261 mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,
331 mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,
362 mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,
393 mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,
405 mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,
413 mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,
435 mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,
464 mmGRBM_GFX_INDEX, 0xffffffff, 0xe0000000,
[all …]
Damdgpu_amdkfd_gfx_v10.c722 WREG32_SOC15(GC, 0, mmGRBM_GFX_INDEX, gfx_index_val); in kgd_wave_control_execute()
732 WREG32_SOC15(GC, 0, mmGRBM_GFX_INDEX, data); in kgd_wave_control_execute()
Damdgpu_amdkfd_gfx_v9.c673 WREG32_SOC15_RLC_SHADOW(GC, 0, mmGRBM_GFX_INDEX, gfx_index_val); in kgd_gfx_v9_wave_control_execute()
683 WREG32_SOC15_RLC_SHADOW(GC, 0, mmGRBM_GFX_INDEX, data); in kgd_gfx_v9_wave_control_execute()
Damdgpu_amdkfd_gfx_v10_3.c632 WREG32_SOC15(GC, 0, mmGRBM_GFX_INDEX, gfx_index_val); in wave_control_execute_v10_3()
642 WREG32_SOC15(GC, 0, mmGRBM_GFX_INDEX, data); in wave_control_execute_v10_3()
Dgfx_v9_4.c117 WREG32_SOC15_RLC_SHADOW(GC, 0, mmGRBM_GFX_INDEX, data); in gfx_v9_4_select_se_sh()
927 WREG32_SOC15(GC, 0, mmGRBM_GFX_INDEX, 0xe0000000); in gfx_v9_4_reset_ras_error_count()
Dgfx_v9_0.c709 {SOC15_REG_ENTRY(GC, 0, mmGRBM_GFX_INDEX)},
754 grbm_idx = adev->reg_offset[GC_HWIP][0][mmGRBM_GFX_INDEX_BASE_IDX] + mmGRBM_GFX_INDEX; in gfx_v9_0_rlcg_w()
2495 WREG32_SOC15_RLC_SHADOW(GC, 0, mmGRBM_GFX_INDEX, data); in gfx_v9_0_select_se_sh()
6682 WREG32_SOC15(GC, 0, mmGRBM_GFX_INDEX, 0xe0000000); in gfx_v9_0_reset_ras_error_count()
Dgfx_v6_0.c1323 WREG32(mmGRBM_GFX_INDEX, data); in gfx_v6_0_select_se_sh()
Dgfx_v7_0.c1610 WREG32(mmGRBM_GFX_INDEX, data); in gfx_v7_0_select_se_sh()
/Linux-v5.15/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
Dvega10_powertune.c923 WREG32_SOC15(GC, 0, mmGRBM_GFX_INDEX, data); in vega10_enable_cac_driving_se_didt_config()
938 WREG32_SOC15(GC, 0, mmGRBM_GFX_INDEX, 0xE0000000); in vega10_enable_cac_driving_se_didt_config()
974 WREG32_SOC15(GC, 0, mmGRBM_GFX_INDEX, data); in vega10_enable_psm_gc_didt_config()
983 WREG32_SOC15(GC, 0, mmGRBM_GFX_INDEX, 0xE0000000); in vega10_enable_psm_gc_didt_config()
1035 WREG32_SOC15(GC, 0, mmGRBM_GFX_INDEX, data); in vega10_enable_se_edc_config()
1046 WREG32_SOC15(GC, 0, mmGRBM_GFX_INDEX, 0xE0000000); in vega10_enable_se_edc_config()
1085 WREG32_SOC15(GC, 0, mmGRBM_GFX_INDEX, data); in vega10_enable_psm_gc_edc_config()
1094 WREG32_SOC15(GC, 0, mmGRBM_GFX_INDEX, 0xE0000000); in vega10_enable_psm_gc_edc_config()
1144 WREG32_SOC15(GC, 0, mmGRBM_GFX_INDEX, 0xE0000000); in vega10_enable_se_edc_force_stall_config()
Dsmu7_powertune.c979 value2 = cgs_read_register(hwmgr->device, mmGRBM_GFX_INDEX); in smu7_enable_didt_config()
984 cgs_write_register(hwmgr->device, mmGRBM_GFX_INDEX, value); in smu7_enable_didt_config()
1013 cgs_write_register(hwmgr->device, mmGRBM_GFX_INDEX, value2); in smu7_enable_didt_config()
/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_4_1_offset.h229 #define mmGRBM_GFX_INDEX … macro
Dgc_9_0_offset.h4913 #define mmGRBM_GFX_INDEX … macro
Dgc_9_1_offset.h5143 #define mmGRBM_GFX_INDEX … macro
Dgc_9_2_1_offset.h5099 #define mmGRBM_GFX_INDEX … macro
/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_6_0_d.h750 #define mmGRBM_GFX_INDEX 0x200B macro
Dgfx_7_0_d.h783 #define mmGRBM_GFX_INDEX 0xc200 macro
Dgfx_7_2_d.h796 #define mmGRBM_GFX_INDEX 0xc200 macro
Dgfx_8_0_d.h871 #define mmGRBM_GFX_INDEX 0xc200 macro
Dgfx_8_1_d.h871 #define mmGRBM_GFX_INDEX 0xc200 macro

12