Home
last modified time | relevance | path

Searched refs:mmDSCL1_SCL_COEF_RAM_TAP_DATA (Results 1 – 7 of 7) sorted by relevance

/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_0_3_offset.h3235 #define mmDSCL1_SCL_COEF_RAM_TAP_DATA … macro
Ddcn_3_0_1_offset.h4050 #define mmDSCL1_SCL_COEF_RAM_TAP_DATA … macro
Ddcn_2_1_0_offset.h3938 #define mmDSCL1_SCL_COEF_RAM_TAP_DATA … macro
Ddcn_1_0_offset.h3988 #define mmDSCL1_SCL_COEF_RAM_TAP_DATA … macro
Ddcn_3_0_2_offset.h4591 #define mmDSCL1_SCL_COEF_RAM_TAP_DATA … macro
Ddcn_2_0_0_offset.h4876 #define mmDSCL1_SCL_COEF_RAM_TAP_DATA … macro
Ddcn_3_0_0_offset.h4637 #define mmDSCL1_SCL_COEF_RAM_TAP_DATA … macro