Home
last modified time | relevance | path

Searched refs:mmDSCL1_DSCL_MEM_PWR_STATUS (Results 1 – 7 of 7) sorted by relevance

/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_0_3_offset.h3295 #define mmDSCL1_DSCL_MEM_PWR_STATUS … macro
Ddcn_3_0_1_offset.h4110 #define mmDSCL1_DSCL_MEM_PWR_STATUS … macro
Ddcn_2_1_0_offset.h3998 #define mmDSCL1_DSCL_MEM_PWR_STATUS … macro
Ddcn_1_0_offset.h4048 #define mmDSCL1_DSCL_MEM_PWR_STATUS … macro
Ddcn_3_0_2_offset.h4651 #define mmDSCL1_DSCL_MEM_PWR_STATUS … macro
Ddcn_2_0_0_offset.h4936 #define mmDSCL1_DSCL_MEM_PWR_STATUS … macro
Ddcn_3_0_0_offset.h4697 #define mmDSCL1_DSCL_MEM_PWR_STATUS … macro