Home
last modified time | relevance | path

Searched refs:mmDPCSTX1_DPCSTX_PLL_UPDATE_ADDR_BASE_IDX (Results 1 – 4 of 4) sorted by relevance

/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddpcs_3_0_3_offset.h120 #define mmDPCSTX1_DPCSTX_PLL_UPDATE_ADDR_BASE_IDX … macro
Ddpcs_3_0_0_offset.h113 #define mmDPCSTX1_DPCSTX_PLL_UPDATE_ADDR_BASE_IDX … macro
/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/dpcs/
Ddpcs_2_1_0_offset.h145 #define mmDPCSTX1_DPCSTX_PLL_UPDATE_ADDR_BASE_IDX … macro
Ddpcs_2_0_0_offset.h137 #define mmDPCSTX1_DPCSTX_PLL_UPDATE_ADDR_BASE_IDX … macro