Home
last modified time | relevance | path

Searched refs:mmDCCG_VSYNC_OTG5_LATCH_VALUE (Results 1 – 7 of 7) sorted by relevance

/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_0_3_offset.h231 #define mmDCCG_VSYNC_OTG5_LATCH_VALUE … macro
Ddcn_3_0_1_offset.h344 #define mmDCCG_VSYNC_OTG5_LATCH_VALUE … macro
Ddcn_2_1_0_offset.h300 #define mmDCCG_VSYNC_OTG5_LATCH_VALUE … macro
Ddcn_1_0_offset.h662 #define mmDCCG_VSYNC_OTG5_LATCH_VALUE … macro
Ddcn_3_0_2_offset.h294 #define mmDCCG_VSYNC_OTG5_LATCH_VALUE … macro
Ddcn_2_0_0_offset.h310 #define mmDCCG_VSYNC_OTG5_LATCH_VALUE … macro
Ddcn_3_0_0_offset.h291 #define mmDCCG_VSYNC_OTG5_LATCH_VALUE … macro