Home
last modified time | relevance | path

Searched refs:mmCP_HQD_PQ_WPTR_HI (Results 1 – 10 of 10) sorted by relevance

/Linux-v5.15/drivers/gpu/drm/amd/amdgpu/
Damdgpu_amdkfd_gfx_v10.c241 reg <= SOC15_REG_OFFSET(GC, 0, mmCP_HQD_PQ_WPTR_HI); reg++) in kgd_hqd_load()
279 WREG32_SOC15(GC, 0, mmCP_HQD_PQ_WPTR_HI, in kgd_hqd_load()
378 reg <= SOC15_REG_OFFSET(GC, 0, mmCP_HQD_PQ_WPTR_HI); reg++) in kgd_hqd_dump()
Damdgpu_amdkfd_gfx_v9.c255 reg <= SOC15_REG_OFFSET(GC, 0, mmCP_HQD_PQ_WPTR_HI); reg++) in kgd_gfx_v9_hqd_load()
293 WREG32_RLC(SOC15_REG_OFFSET(GC, 0, mmCP_HQD_PQ_WPTR_HI), in kgd_gfx_v9_hqd_load()
390 reg <= SOC15_REG_OFFSET(GC, 0, mmCP_HQD_PQ_WPTR_HI); reg++) in kgd_gfx_v9_hqd_dump()
Damdgpu_amdkfd_gfx_v10_3.c226 reg <= SOC15_REG_OFFSET(GC, 0, mmCP_HQD_PQ_WPTR_HI); reg++) in hqd_load_v10_3()
264 WREG32_SOC15(GC, 0, mmCP_HQD_PQ_WPTR_HI, in hqd_load_v10_3()
363 reg <= SOC15_REG_OFFSET(GC, 0, mmCP_HQD_PQ_WPTR_HI); reg++) in hqd_dump_v10_3()
Dgfx_v9_0.c3649 WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_WPTR_HI, in gfx_v9_0_kiq_init_register()
3708 WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_WPTR_HI, in gfx_v9_0_kiq_init_register()
3760 WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_WPTR_HI, 0); in gfx_v9_0_kiq_fini_register()
Dgfx_v10_0.c7049 WREG32_SOC15(GC, 0, mmCP_HQD_PQ_WPTR_HI, in gfx_v10_0_kiq_init_register()
7099 WREG32_SOC15(GC, 0, mmCP_HQD_PQ_WPTR_HI, in gfx_v10_0_kiq_init_register()
/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h2933 #define mmCP_HQD_PQ_WPTR_HI macro
Dgc_9_1_offset.h3161 #define mmCP_HQD_PQ_WPTR_HI macro
Dgc_9_2_1_offset.h3117 #define mmCP_HQD_PQ_WPTR_HI macro
Dgc_10_1_0_offset.h5397 #define mmCP_HQD_PQ_WPTR_HI macro
Dgc_10_3_0_offset.h5032 #define mmCP_HQD_PQ_WPTR_HI macro