Home
last modified time | relevance | path

Searched refs:flush_mask (Results 1 – 12 of 12) sorted by relevance

/Linux-v5.15/drivers/gpu/drm/msm/disp/mdp5/
Dmdp5_ctl.c38 u32 flush_mask; member
473 u32 flush_mask) in fix_sw_flush() argument
478 (!(ctl_mgr->flush_hw_mask & bit) && (flush_mask & bit)) in fix_sw_flush()
487 static void fix_for_single_flush(struct mdp5_ctl *ctl, u32 *flush_mask, in fix_for_single_flush() argument
493 DBG("CTL %d FLUSH pending mask %x", ctl->id, *flush_mask); in fix_for_single_flush()
495 ctl_mgr->single_flush_pending_mask |= (*flush_mask); in fix_for_single_flush()
496 *flush_mask = 0; in fix_for_single_flush()
500 *flush_mask = ctl_mgr->single_flush_pending_mask; in fix_for_single_flush()
506 DBG("Single FLUSH mask %x,ID %d", *flush_mask, in fix_for_single_flush()
537 u32 flush_mask, bool start) in mdp5_ctl_commit() argument
[all …]
Dmdp5_crtc.c89 static u32 crtc_flush(struct drm_crtc *crtc, u32 flush_mask) in crtc_flush() argument
98 DBG("%s: flush=%08x", crtc->name, flush_mask); in crtc_flush()
100 return mdp5_ctl_commit(ctl, pipeline, flush_mask, start); in crtc_flush()
113 uint32_t flush_mask = 0; in crtc_flush_all() local
122 flush_mask |= mdp5_plane_get_flush(plane); in crtc_flush_all()
126 flush_mask |= mdp_ctl_flush_mask_lm(mixer->lm); in crtc_flush_all()
130 flush_mask |= mdp_ctl_flush_mask_lm(r_mixer->lm); in crtc_flush_all()
132 return crtc_flush(crtc, flush_mask); in crtc_flush_all()
949 uint32_t flush_mask = mdp_ctl_flush_mask_cursor(0); in mdp5_crtc_cursor_set() local
1010 crtc_flush(crtc, flush_mask); in mdp5_crtc_cursor_set()
[all …]
Dmdp5_mixer.h20 uint32_t flush_mask; /* used to commit LM registers */ member
Dmdp5_pipe.h23 uint32_t flush_mask; /* used to commit pipe registers */ member
Dmdp5_ctl.h73 u32 flush_mask, bool start);
Dmdp5_mixer.c158 mixer->flush_mask = mdp_ctl_flush_mask_lm(lm->id); in mdp5_mixer_init()
Dmdp5_pipe.c164 hwpipe->flush_mask = mdp_ctl_flush_mask_pipe(pipe); in mdp5_pipe_init()
Dmdp5_plane.c971 mask = pstate->hwpipe->flush_mask; in mdp5_plane_get_flush()
974 mask |= pstate->r_hwpipe->flush_mask; in mdp5_plane_get_flush()
/Linux-v5.15/drivers/gpu/drm/msm/disp/dpu1/
Ddpu_crtc.c221 u32 flush_mask; in _dpu_crtc_blend_setup_mixer() local
236 dpu_plane_get_ctl_flush(plane, ctl, &flush_mask); in _dpu_crtc_blend_setup_mixer()
268 mixer[lm_idx].flush_mask |= flush_mask; in _dpu_crtc_blend_setup_mixer()
301 mixer[i].flush_mask = 0; in _dpu_crtc_blend_setup()
318 mixer[i].flush_mask |= ctl->ops.get_bitmask_mixer(ctl, in _dpu_crtc_blend_setup()
322 ctl->ops.update_pending_flush(ctl, mixer[i].flush_mask); in _dpu_crtc_blend_setup()
328 mixer[i].flush_mask); in _dpu_crtc_blend_setup()
569 mixer[i].flush_mask |= ctl->ops.get_bitmask_dspp(ctl, in _dpu_crtc_setup_cp_blocks()
573 ctl->ops.update_pending_flush(ctl, mixer[i].flush_mask); in _dpu_crtc_setup_cp_blocks()
578 mixer[i].flush_mask); in _dpu_crtc_setup_cp_blocks()
Ddpu_crtc.h85 u32 flush_mask; member
/Linux-v5.15/drivers/infiniband/hw/irdma/
Dhw.c2689 void irdma_flush_wqes(struct irdma_qp *iwqp, u32 flush_mask) in irdma_flush_wqes() argument
2695 if (!(flush_mask & IRDMA_FLUSH_SQ) && !(flush_mask & IRDMA_FLUSH_RQ)) in irdma_flush_wqes()
2699 info.sq = flush_mask & IRDMA_FLUSH_SQ; in irdma_flush_wqes()
2700 info.rq = flush_mask & IRDMA_FLUSH_RQ; in irdma_flush_wqes()
2702 if (flush_mask & IRDMA_REFLUSH) { in irdma_flush_wqes()
2724 flush_mask & IRDMA_FLUSH_WAIT); in irdma_flush_wqes()
Dmain.h469 void irdma_flush_wqes(struct irdma_qp *iwqp, u32 flush_mask);