Searched refs:aud_1_parents (Results 1 – 7 of 7) sorted by relevance
| /Linux-v5.15/drivers/clk/mediatek/ |
| D | clk-mt6797.c | 272 static const char * const aud_1_parents[] = { variable 365 MUX_GATE(CLK_TOP_MUX_AUD_1, "aud_1_sel", aud_1_parents,
|
| D | clk-mt6779.c | 541 static const char * const aud_1_parents[] = { variable 756 MUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_1, "aud_1_sel", aud_1_parents,
|
| D | clk-mt8173.c | 405 static const char * const aud_1_parents[] __initconst = { variable 579 MUX_GATE(CLK_TOP_AUD_1_SEL, "aud_1_sel", aud_1_parents, 0x00a0, 24, 2, 31),
|
| D | clk-mt8183.c | 508 static const char * const aud_1_parents[] = { variable 653 aud_1_parents, 0xe0,
|
| D | clk-mt2712.c | 475 static const char * const aud_1_parents[] = { variable 797 aud_1_parents, 0x0a0, 24, 2, 31),
|
| D | clk-mt8192.c | 538 static const char * const aud_1_parents[] = { variable 818 aud_1_parents, 0x0e0, 0x0e4, 0x0e8, 0, 1, 7, 0x008, 21),
|
| D | clk-mt6765.c | 274 static const char * const aud_1_parents[] = { variable 422 MUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_1_SEL, "aud_1_sel", aud_1_parents,
|