Home
last modified time | relevance | path

Searched refs:VGA_HDP_CONTROL__VGA_TEST_RESET_CONTROL__SHIFT (Results 1 – 14 of 14) sorted by relevance

/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_sh_mask.h9482 #define VGA_HDP_CONTROL__VGA_TEST_RESET_CONTROL__SHIFT 0x00000018 macro
Ddce_8_0_sh_mask.h11012 #define VGA_HDP_CONTROL__VGA_TEST_RESET_CONTROL__SHIFT 0x18 macro
Ddce_11_0_sh_mask.h11208 #define VGA_HDP_CONTROL__VGA_TEST_RESET_CONTROL__SHIFT 0x18 macro
Ddce_10_0_sh_mask.h11396 #define VGA_HDP_CONTROL__VGA_TEST_RESET_CONTROL__SHIFT 0x18 macro
Ddce_11_2_sh_mask.h12462 #define VGA_HDP_CONTROL__VGA_TEST_RESET_CONTROL__SHIFT 0x18 macro
Ddce_12_0_sh_mask.h2065 #define VGA_HDP_CONTROL__VGA_TEST_RESET_CONTROL__SHIFT macro
/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_0_3_sh_mask.h102 #define VGA_HDP_CONTROL__VGA_TEST_RESET_CONTROL__SHIFT macro
Ddcn_2_1_0_sh_mask.h116 #define VGA_HDP_CONTROL__VGA_TEST_RESET_CONTROL__SHIFT macro
Ddcn_3_0_1_sh_mask.h513 #define VGA_HDP_CONTROL__VGA_TEST_RESET_CONTROL__SHIFT macro
Ddcn_1_0_sh_mask.h1615 #define VGA_HDP_CONTROL__VGA_TEST_RESET_CONTROL__SHIFT macro
Ddcn_3_1_2_sh_mask.h7161 #define VGA_HDP_CONTROL__VGA_TEST_RESET_CONTROL__SHIFT macro
Ddcn_3_0_2_sh_mask.h115 #define VGA_HDP_CONTROL__VGA_TEST_RESET_CONTROL__SHIFT macro
Ddcn_2_0_0_sh_mask.h115 #define VGA_HDP_CONTROL__VGA_TEST_RESET_CONTROL__SHIFT macro
Ddcn_3_0_0_sh_mask.h95 #define VGA_HDP_CONTROL__VGA_TEST_RESET_CONTROL__SHIFT macro