Home
last modified time | relevance | path

Searched refs:SMU_INTERRUPT_CONTROL__DC_SMU_INT_EVENT__SHIFT (Results 1 – 12 of 12) sorted by relevance

/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_8_0_sh_mask.h1486 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_EVENT__SHIFT 0x10 macro
Ddce_11_0_sh_mask.h1424 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_EVENT__SHIFT 0x10 macro
Ddce_10_0_sh_mask.h1516 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_EVENT__SHIFT 0x10 macro
Ddce_11_2_sh_mask.h1552 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_EVENT__SHIFT 0x10 macro
Ddce_12_0_sh_mask.h2606 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_EVENT__SHIFT macro
/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_0_3_sh_mask.h1308 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_EVENT__SHIFT macro
Ddcn_2_1_0_sh_mask.h2106 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_EVENT__SHIFT macro
Ddcn_1_0_sh_mask.h3605 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_EVENT__SHIFT macro
Ddcn_3_1_2_sh_mask.h5577 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_EVENT__SHIFT macro
Ddcn_3_0_2_sh_mask.h2177 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_EVENT__SHIFT macro
Ddcn_2_0_0_sh_mask.h2374 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_EVENT__SHIFT macro
Ddcn_3_0_0_sh_mask.h2243 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_EVENT__SHIFT macro