Home
last modified time | relevance | path

Searched refs:SDMA1_STATUS1_REG__CE_SPLIT_IDLE__SHIFT (Results 1 – 10 of 10) sorted by relevance

/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/sdma1/
Dsdma1_4_0_sh_mask.h540 #define SDMA1_STATUS1_REG__CE_SPLIT_IDLE__SHIFT 0x2 macro
Dsdma1_4_2_2_sh_mask.h542 #define SDMA1_STATUS1_REG__CE_SPLIT_IDLE__SHIFT … macro
Dsdma1_4_2_sh_mask.h538 #define SDMA1_STATUS1_REG__CE_SPLIT_IDLE__SHIFT … macro
/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/oss/
Doss_2_0_sh_mask.h1486 #define SDMA1_STATUS1_REG__CE_SPLIT_IDLE__SHIFT 0x2 macro
Doss_2_4_sh_mask.h1650 #define SDMA1_STATUS1_REG__CE_SPLIT_IDLE__SHIFT 0x2 macro
Doss_3_0_1_sh_mask.h2168 #define SDMA1_STATUS1_REG__CE_SPLIT_IDLE__SHIFT 0x2 macro
Doss_3_0_sh_mask.h2472 #define SDMA1_STATUS1_REG__CE_SPLIT_IDLE__SHIFT 0x2 macro
/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/sdma/
Dsdma_4_4_0_sh_mask.h3045 #define SDMA1_STATUS1_REG__CE_SPLIT_IDLE__SHIFT … macro
/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_10_3_0_sh_mask.h3129 #define SDMA1_STATUS1_REG__CE_SPLIT_IDLE__SHIFT … macro
Dgc_10_1_0_sh_mask.h3020 #define SDMA1_STATUS1_REG__CE_SPLIT_IDLE__SHIFT … macro