Searched refs:SDMA0_PHASE0_QUANTUM__UNIT__SHIFT (Results 1 – 16 of 16) sorted by relevance
364 SDMA0_PHASE0_QUANTUM__UNIT__SHIFT)) { in cik_ctx_switch_enable()368 SDMA0_PHASE0_QUANTUM__UNIT__SHIFT); in cik_ctx_switch_enable()375 unit << SDMA0_PHASE0_QUANTUM__UNIT__SHIFT; in cik_ctx_switch_enable()
573 SDMA0_PHASE0_QUANTUM__UNIT__SHIFT)) { in sdma_v3_0_ctx_switch_enable()577 SDMA0_PHASE0_QUANTUM__UNIT__SHIFT); in sdma_v3_0_ctx_switch_enable()584 unit << SDMA0_PHASE0_QUANTUM__UNIT__SHIFT; in sdma_v3_0_ctx_switch_enable()
532 SDMA0_PHASE0_QUANTUM__UNIT__SHIFT)) { in sdma_v5_2_ctx_switch_enable()536 SDMA0_PHASE0_QUANTUM__UNIT__SHIFT); in sdma_v5_2_ctx_switch_enable()543 unit << SDMA0_PHASE0_QUANTUM__UNIT__SHIFT; in sdma_v5_2_ctx_switch_enable()
643 SDMA0_PHASE0_QUANTUM__UNIT__SHIFT)) { in sdma_v5_0_ctx_switch_enable()647 SDMA0_PHASE0_QUANTUM__UNIT__SHIFT); in sdma_v5_0_ctx_switch_enable()654 unit << SDMA0_PHASE0_QUANTUM__UNIT__SHIFT; in sdma_v5_0_ctx_switch_enable()
1079 SDMA0_PHASE0_QUANTUM__UNIT__SHIFT)) { in sdma_v4_0_ctx_switch_enable()1083 SDMA0_PHASE0_QUANTUM__UNIT__SHIFT); in sdma_v4_0_ctx_switch_enable()1090 unit << SDMA0_PHASE0_QUANTUM__UNIT__SHIFT; in sdma_v4_0_ctx_switch_enable()
595 #define SDMA0_PHASE0_QUANTUM__UNIT__SHIFT … macro
596 #define SDMA0_PHASE0_QUANTUM__UNIT__SHIFT 0x0 macro
604 #define SDMA0_PHASE0_QUANTUM__UNIT__SHIFT … macro
598 #define SDMA0_PHASE0_QUANTUM__UNIT__SHIFT … macro
1012 #define SDMA0_PHASE0_QUANTUM__UNIT__SHIFT 0x0 macro
1102 #define SDMA0_PHASE0_QUANTUM__UNIT__SHIFT 0x0 macro
1122 #define SDMA0_PHASE0_QUANTUM__UNIT__SHIFT 0x0 macro
1628 #define SDMA0_PHASE0_QUANTUM__UNIT__SHIFT 0x0 macro
291 #define SDMA0_PHASE0_QUANTUM__UNIT__SHIFT … macro
311 #define SDMA0_PHASE0_QUANTUM__UNIT__SHIFT … macro
310 #define SDMA0_PHASE0_QUANTUM__UNIT__SHIFT … macro