Home
last modified time | relevance | path

Searched refs:SAR (Results 1 – 25 of 34) sorted by relevance

12

/Linux-v5.15/Documentation/ABI/testing/
Dsysfs-driver-intc_sar7 Specific Absorption Rate (SAR) regulatory mode is typically
11 the current SAR regulatory mode on the Dynamic SAR driver using
14 from the Dynamic SAR driver.
32 This sysfs entry is used to retrieve Dynamic SAR information
33 emitted/maintained by a BIOS that supports Dynamic SAR.
44 level using the Band/Antenna/SAR table index information.
48 given host. The regulatory mode configured on Dynamic SAR
/Linux-v5.15/drivers/platform/x86/intel/int1092/
DKconfig7 M.2 modem to regulate the RF power based on SAR data obtained from the
9 to SAR driver. The front end application in userspace will interact with SAR
11 SAR table index and use available communication like MBIM interface to enable
13 given platform needs to support "Dynamic SAR" configuration for a modem available
/Linux-v5.15/Documentation/devicetree/bindings/sound/
Dnau8824.txt30 …eshold for each button. Array that contains up to 8 buttons configuration. SAR value is calculated…
31 SAR = 255 * MICBIAS / SAR_VOLTAGE * R / (2000 + R)
47 - nuvoton,sar-compare-time: SAR compare time
53 - nuvoton,sar-sampling-time: SAR sampling time
Dnau8825.txt34 …eshold for each button. Array that contains up to 8 buttons configuration. SAR value is calculated…
35 SAR = 255 * MICBIAS / SAR_VOLTAGE * R / (2000 + R)
51 - nuvoton,sar-compare-time: SAR compare time
57 - nuvoton,sar-sampling-time: SAR sampling time
/Linux-v5.15/drivers/dma/
Dtxx9dmac.h72 u64 SAR; /* Source Address Register */ member
82 u32 SAR; member
206 u64 SAR; member
212 u32 SAR; member
Dtxx9dmac.c290 channel64_readq(dc, SAR), in txx9dmac_dump_regs()
302 channel32_readl(dc, SAR), in txx9dmac_dump_regs()
316 channel_writeq(dc, SAR, 0); in txx9dmac_reset_chan()
320 channel_writel(dc, SAR, 0); in txx9dmac_reset_chan()
474 (u64)desc->CHAR, desc->SAR, desc->DAR, desc->CNTR); in txx9dmac_dump_desc()
479 (u64)desc->CHAR, desc->SAR, desc->DAR, desc->CNTR, in txx9dmac_dump_desc()
487 d->CHAR, d->SAR, d->DAR, d->CNTR); in txx9dmac_dump_desc()
492 d->CHAR, d->SAR, d->DAR, d->CNTR, in txx9dmac_dump_desc()
755 desc->hwdesc.SAR = src + offset; in txx9dmac_prep_dma_memcpy()
761 desc->hwdesc32.SAR = src + offset; in txx9dmac_prep_dma_memcpy()
[all …]
Didma64.c94 channel_writeq(idma64c, SAR, 0); in idma64_chan_start()
Dpl330.c339 SAR = 0, enumerator
726 dst == SAR ? "SAR" : (dst == DAR ? "DAR" : "CCR"), val); in _emit_MOV()
1394 off += _emit_MOV(dry_run, &buf[off], SAR, x->src_addr); in _setup_xfer()
/Linux-v5.15/arch/sh/include/asm/
Ddma-register.h14 #define SAR 0x00 /* Source Address Register */ macro
/Linux-v5.15/drivers/i2c/busses/
Di2c-rcar.c70 #define SAR (1 << 0) /* slave addr received */ macro
578 if (ssr_filtered & SAR) { in rcar_i2c_slave_irq()
583 rcar_i2c_write(priv, ICSIER, SDE | SSR | SAR); in rcar_i2c_slave_irq()
587 rcar_i2c_write(priv, ICSIER, SDR | SSR | SAR); in rcar_i2c_slave_irq()
591 rcar_i2c_write(priv, ICSSR, ~(SAR | SSR) & 0xff); in rcar_i2c_slave_irq()
598 rcar_i2c_write(priv, ICSIER, SAR); in rcar_i2c_slave_irq()
948 rcar_i2c_write(priv, ICSIER, SAR); in rcar_reg_slave()
/Linux-v5.15/drivers/net/wireless/ath/ath9k/
DKconfig88 TX99 support enables Specific Absorption Rate (SAR) testing.
89 SAR is the unit of measurement for the amount of radio frequency(RF)
91 limits used are expressed in the terms of SAR, which is a measure
96 governmental SAR regulations.
/Linux-v5.15/Documentation/devicetree/bindings/clock/
Dmvebu-core-clock.txt4 reading the Sample-At-Reset (SAR) register. The core clock consumer should
67 - reg : shall be the register address of the Sample-At-Reset (SAR) register
/Linux-v5.15/Documentation/hwmon/
Dadm1266.rst20 integrated 12 bit SAR ADC, accessed using a PMBus interface.
/Linux-v5.15/Documentation/translations/zh_CN/parisc/
Dregisters.rst29 CR11 按照ABI的规定（SAR）
/Linux-v5.15/drivers/dma/sh/
Dshdmac.c38 #define SAR 0x00 /* Source Address Register */ macro
217 sh_dmae_writel(sh_chan, hw->sar, SAR); in dmae_set_reg()
460 u32 sar_buf = sh_dmae_readl(sh_chan, SAR); in sh_dmae_desc_completed()
/Linux-v5.15/arch/xtensa/kernel/
Dcoprocessor.S143 ssl a3 # SAR: 32 - coprocessor_number
Dentry.S1269 ssr a0 # save in SAR for later.
1531 rsr a3, sar # WB is still in SAR
/Linux-v5.15/Documentation/devicetree/bindings/mfd/
Drohm,bd70528-pmic.txt8 dual-input power path, 10 bit SAR ADC for battery temperature monitor and
/Linux-v5.15/arch/sh/drivers/dma/
Ddma-sh.c219 __raw_writel(chan->sar, (dma_base_addr(chan->chan) + SAR)); in sh_dmac_xfer_dma()
/Linux-v5.15/drivers/dma/dw/
Dregs.h40 DW_REG(SAR); /* Source Address Register */
Dcore.c134 channel_readl(dwc, SAR), in dwc_dump_chan_regs()
163 channel_writel(dwc, SAR, lli_read(desc, sar)); in dwc_do_single_block()
/Linux-v5.15/arch/arm/mach-omap2/
Dsleep44xx.S148 ldreq r0, [r8, #L2X0_SAVE_OFFSET0] @ Retrieve L2 state from SAR
/Linux-v5.15/Documentation/parisc/
Dregisters.rst19 CR11 as specified by ABI (SAR)
/Linux-v5.15/arch/arm/boot/dts/
Darmada-xp-synology-ds414.dts72 * pin being sampled at reset (bit 0 of SAR).
Darmada-385-clearfog-gtr.dtsi50 47 - Control isolation of boot sensitive SAR signals

12