Searched refs:Reset (Results 1 – 25 of 261) sorted by relevance
1234567891011
/Linux-v5.15/drivers/reset/ |
D | Kconfig | 6 bool "Reset Controller Support" 9 Generic Reset Controller support. 19 tristate "Altera Arria10 System Resource Reset" 26 bool "AR71xx Reset Driver" if COMPILE_TEST 33 bool "AXS10x Reset Driver" if COMPILE_TEST 39 bool "BCM6345 Reset Controller" 46 tristate "Berlin Reset Driver" 70 bool "Synopsys HSDK Reset Driver" 77 tristate "i.MX7/8 Reset Driver" 86 bool "Intel Reset Controller Driver" [all …]
|
/Linux-v5.15/Documentation/hwmon/ |
D | ltc3815.rst | 44 in1_reset_history Reset input voltage history. 50 in2_reset_history Reset output voltage history. 55 temp1_reset_history Reset temperature history. 60 curr1_reset_history Reset input current history. 66 curr2_reset_history Reset output current history.
|
D | ltc2978.rst | 281 in1_reset_history Reset input voltage history. 318 in[N]_reset_history Reset output voltage history. 371 temp[N]_reset_history Reset temperature history. 409 curr1_reset_history Reset input current history. 448 curr[N]_reset_history Reset output current history.
|
/Linux-v5.15/Documentation/devicetree/bindings/watchdog/ |
D | aspeed-wdt.txt | 16 Reset behavior - Whenever a timeout occurs the watchdog can be programmed 26 Reset types: 28 - cpu: Reset CPU on watchdog timeout 30 - soc: Reset 'System on Chip' on watchdog timeout 32 - system: Reset system on watchdog timeout
|
/Linux-v5.15/Documentation/driver-api/ |
D | reset.rst | 4 Reset controller API 10 Reset controllers are central units that control the reset signals to multiple 29 Reset line 34 Reset control 44 Reset controller 49 Reset consumer 146 Reset control arrays 155 Reset controller driver interface 178 Reset consumer API 181 Reset consumers can control a reset line using an opaque reset control handle, [all …]
|
/Linux-v5.15/Documentation/devicetree/bindings/reset/ |
D | nxp,lpc1850-rgu.txt | 1 NXP LPC1850 Reset Generation Unit (RGU) 18 Reset Peripheral 64 Reset provider example: 73 Reset consumer example:
|
D | zynq-reset.txt | 1 Xilinx Zynq Reset Manager 14 The Zynq Reset Manager needs to be a childnode of the SLCR. 24 Reset outputs:
|
D | ti-syscon-reset.txt | 1 TI SysCon Reset Controller 12 A SysCon Reset Controller node defines a device that uses a syscon node 16 SysCon Reset Controller Node 49 SysCon Reset Consumer Nodes
|
D | reset.txt | 1 = Reset Signal Device Tree Bindings = 4 internally in most IC (SoC, FPGA, ...) designs. Reset signals for whole 32 = Reset providers = 45 = Reset consumers =
|
D | st,stm32-rcc.txt | 1 STMicroelectronics STM32 Peripheral Reset Controller
|
D | st,stm32mp1-rcc.txt | 1 STMicroelectronics STM32MP1 Peripheral Reset Controller
|
D | bitmain,bm1880-reset.txt | 1 Bitmain BM1880 SoC Reset Controller
|
D | socfpga-reset.txt | 1 Altera SOCFPGA Reset Manager
|
/Linux-v5.15/drivers/reset/hisilicon/ |
D | Kconfig | 3 tristate "Hi3660 Reset Driver" 10 tristate "Hi6220 Reset Driver"
|
/Linux-v5.15/Documentation/driver-api/mmc/ |
D | mmc-tools.rst | 26 - Permanently enable the eMMC H/W Reset feature. 27 - Permanently disable the eMMC H/W Reset feature.
|
/Linux-v5.15/Documentation/devicetree/bindings/mfd/ |
D | altera-a10sr.txt | 20 a10sr_rst Reset Controller 30 Arria10 Peripheral PHY Reset
|
/Linux-v5.15/init/ |
D | initramfs.c | 204 Reset enumerator 340 next_state = Reset; in do_name() 412 next_state = Reset; in do_symlink() 424 [Reset] = do_reset, 453 state = Reset; in flush_buffer() 513 if (state != Reset) in unpack_to_rootfs()
|
/Linux-v5.15/Documentation/devicetree/bindings/net/nfc/ |
D | nfcmrvl.txt | 57 /* Reset IO */ 81 /* Reset IO */
|
/Linux-v5.15/Documentation/ABI/testing/ |
D | sysfs-bus-papr-pmem | 48 * "CtlResCt" : Controller Reset Count 49 * "CtlResTm" : Controller Reset Elapsed Time
|
D | sysfs-bus-usb-lvstest | 32 Write to this node to issue "Reset" for Link Layer Validation 58 Write to this node to issue "Warm Reset" for Link Layer Validation
|
/Linux-v5.15/Documentation/devicetree/bindings/power/reset/ |
D | brcm,bcm21664-resetmgr.txt | 1 Broadcom Kona Family Reset Manager
|
D | keystone-reset.txt | 7 SoC. Each watchdog timer event input is connected to the Reset Mux 8 block. The Reset Mux block can be configured to cause reset or not.
|
/Linux-v5.15/Documentation/devicetree/bindings/clock/ |
D | qcom,lcc.txt | 1 Qualcomm LPASS Clock & Reset Controller Binding
|
D | qcom,turingcc.txt | 1 Qualcomm Turing Clock & Reset Controller Binding
|
D | qcom,camcc.txt | 1 Qualcomm Camera Clock & Reset Controller Binding
|
1234567891011