Home
last modified time | relevance | path

Searched refs:PHYCSYMCLK_CLOCK_CNTL (Results 1 – 4 of 4) sorted by relevance

/Linux-v5.15/drivers/gpu/drm/amd/display/dc/dcn30/
Ddcn30_dccg.h36 SR(PHYCSYMCLK_CLOCK_CNTL)
47 SR(PHYCSYMCLK_CLOCK_CNTL)
57 DCCG_SF(PHYCSYMCLK_CLOCK_CNTL, PHYCSYMCLK_FORCE_EN, mask_sh),\
58 DCCG_SF(PHYCSYMCLK_CLOCK_CNTL, PHYCSYMCLK_FORCE_SRC_SEL, mask_sh)
66 DCCG_SF(PHYCSYMCLK_CLOCK_CNTL, PHYCSYMCLK_FORCE_EN, mask_sh),\
67 DCCG_SF(PHYCSYMCLK_CLOCK_CNTL, PHYCSYMCLK_FORCE_SRC_SEL, mask_sh),\
/Linux-v5.15/drivers/gpu/drm/amd/display/dc/dcn31/
Ddcn31_dccg.h43 SR(PHYCSYMCLK_CLOCK_CNTL),\
82 DCCG_SF(PHYCSYMCLK_CLOCK_CNTL, PHYCSYMCLK_FORCE_EN, mask_sh),\
83 DCCG_SF(PHYCSYMCLK_CLOCK_CNTL, PHYCSYMCLK_FORCE_SRC_SEL, mask_sh),\
Ddcn31_dccg.c77 REG_UPDATE_2(PHYCSYMCLK_CLOCK_CNTL, in dccg31_set_physymclk()
81 REG_UPDATE_2(PHYCSYMCLK_CLOCK_CNTL, in dccg31_set_physymclk()
/Linux-v5.15/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_dccg.h195 uint32_t PHYCSYMCLK_CLOCK_CNTL; member