Home
last modified time | relevance | path

Searched refs:MIDR_ALL_VERSIONS (Results 1 – 4 of 4) sorted by relevance

/Linux-v5.15/arch/arm64/kernel/
Dproton-pack.c118 MIDR_ALL_VERSIONS(MIDR_CORTEX_A35), in spectre_v2_get_cpu_hw_mitigation_state()
119 MIDR_ALL_VERSIONS(MIDR_CORTEX_A53), in spectre_v2_get_cpu_hw_mitigation_state()
120 MIDR_ALL_VERSIONS(MIDR_CORTEX_A55), in spectre_v2_get_cpu_hw_mitigation_state()
121 MIDR_ALL_VERSIONS(MIDR_BRAHMA_B53), in spectre_v2_get_cpu_hw_mitigation_state()
122 MIDR_ALL_VERSIONS(MIDR_HISI_TSV110), in spectre_v2_get_cpu_hw_mitigation_state()
123 MIDR_ALL_VERSIONS(MIDR_QCOM_KRYO_2XX_SILVER), in spectre_v2_get_cpu_hw_mitigation_state()
124 MIDR_ALL_VERSIONS(MIDR_QCOM_KRYO_3XX_SILVER), in spectre_v2_get_cpu_hw_mitigation_state()
125 MIDR_ALL_VERSIONS(MIDR_QCOM_KRYO_4XX_SILVER), in spectre_v2_get_cpu_hw_mitigation_state()
285 MIDR_ALL_VERSIONS(MIDR_CORTEX_A57), in has_spectre_v3a()
286 MIDR_ALL_VERSIONS(MIDR_CORTEX_A72), in has_spectre_v3a()
[all …]
Dcpu_errata.c130 .midr_range = MIDR_ALL_VERSIONS(model)
162 MIDR_ALL_VERSIONS(MIDR_BRCM_VULCAN),
163 MIDR_ALL_VERSIONS(MIDR_CAVIUM_THUNDERX2),
191 const struct midr_range range = MIDR_ALL_VERSIONS(MIDR_NEOVERSE_N1); in has_neoverse_n1_erratum_1542419()
320 MIDR_ALL_VERSIONS(MIDR_CORTEX_A57),
321 MIDR_ALL_VERSIONS(MIDR_CORTEX_A72),
Dcpufeature.c1497 MIDR_ALL_VERSIONS(MIDR_CAVIUM_THUNDERX2), in unmap_kernel_at_el0()
1498 MIDR_ALL_VERSIONS(MIDR_BRCM_VULCAN), in unmap_kernel_at_el0()
1499 MIDR_ALL_VERSIONS(MIDR_BRAHMA_B53), in unmap_kernel_at_el0()
1500 MIDR_ALL_VERSIONS(MIDR_CORTEX_A35), in unmap_kernel_at_el0()
1501 MIDR_ALL_VERSIONS(MIDR_CORTEX_A53), in unmap_kernel_at_el0()
1502 MIDR_ALL_VERSIONS(MIDR_CORTEX_A55), in unmap_kernel_at_el0()
1503 MIDR_ALL_VERSIONS(MIDR_CORTEX_A57), in unmap_kernel_at_el0()
1504 MIDR_ALL_VERSIONS(MIDR_CORTEX_A72), in unmap_kernel_at_el0()
1505 MIDR_ALL_VERSIONS(MIDR_CORTEX_A73), in unmap_kernel_at_el0()
1506 MIDR_ALL_VERSIONS(MIDR_HISI_TSV110), in unmap_kernel_at_el0()
[all …]
/Linux-v5.15/arch/arm64/include/asm/
Dcputype.h172 #define MIDR_ALL_VERSIONS(m) MIDR_RANGE(m, 0, 0, 0xf, 0xf) macro