Searched refs:GEN8_RING_CS_GPR (Results 1 – 8 of 8) sorted by relevance
| /Linux-v5.15/drivers/gpu/drm/i915/gt/ |
| D | intel_lrc.c | 1018 *cs++ = i915_mmio_reg_offset(GEN8_RING_CS_GPR(0, 0)); in gen12_emit_timestamp_wa() 1026 *cs++ = i915_mmio_reg_offset(GEN8_RING_CS_GPR(0, 0)); in gen12_emit_timestamp_wa() 1032 *cs++ = i915_mmio_reg_offset(GEN8_RING_CS_GPR(0, 0)); in gen12_emit_timestamp_wa() 1046 *cs++ = i915_mmio_reg_offset(GEN8_RING_CS_GPR(0, 0)); in gen12_emit_restore_scratch() 1062 *cs++ = i915_mmio_reg_offset(GEN8_RING_CS_GPR(0, 0)); in gen12_emit_cmd_buf_wa() 1070 *cs++ = i915_mmio_reg_offset(GEN8_RING_CS_GPR(0, 0)); in gen12_emit_cmd_buf_wa()
|
| D | selftest_rps.c | 64 #define CS_GPR(x) GEN8_RING_CS_GPR(engine->mmio_base, x) in create_spin_counter()
|
| D | selftest_timeline.c | 780 const u32 gpr = i915_mmio_reg_offset(GEN8_RING_CS_GPR(rq->engine->mmio_base, 0)); in emit_read_hwsp()
|
| D | selftest_lrc.c | 315 i915_mmio_reg_offset(GEN8_RING_CS_GPR(engine->mmio_base, 0)), in live_lrc_fixed()
|
| /Linux-v5.15/drivers/gpu/drm/i915/selftests/ |
| D | i915_perf.c | 301 gpr0 = i915_mmio_reg_offset(GEN8_RING_CS_GPR(stream->engine->mmio_base, 0)); in live_noa_gpr()
|
| /Linux-v5.15/drivers/gpu/drm/i915/gvt/ |
| D | handlers.c | 3614 MMIO_F(GEN8_RING_CS_GPR(RENDER_RING_BASE, 0), 0x40, F_CMD_ACCESS, in init_bxt_mmio_info() 3616 MMIO_F(GEN8_RING_CS_GPR(GEN6_BSD_RING_BASE, 0), 0x40, F_CMD_ACCESS, in init_bxt_mmio_info() 3618 MMIO_F(GEN8_RING_CS_GPR(BLT_RING_BASE, 0), 0x40, F_CMD_ACCESS, in init_bxt_mmio_info() 3620 MMIO_F(GEN8_RING_CS_GPR(VEBOX_RING_BASE, 0), 0x40, F_CMD_ACCESS, in init_bxt_mmio_info()
|
| /Linux-v5.15/drivers/gpu/drm/i915/ |
| D | i915_perf.c | 1636 #define CS_GPR(x) GEN8_RING_CS_GPR(base, x) in alloc_noa_wait()
|
| D | i915_reg.h | 2638 #define GEN8_RING_CS_GPR(base, n) _MMIO((base) + 0x600 + (n) * 8) macro
|