Home
last modified time | relevance | path

Searched refs:DSR (Results 1 – 25 of 28) sorted by relevance

12

/Linux-v5.15/drivers/rtc/
Drtc-imxdi.c55 #define DSR 0x14 /* Status Reg */ macro
275 di_write_busy_wait(imxdi, DSR_CAF, DSR); in di_handle_valid_state()
325 di_write_busy_wait(imxdi, DSR_NVF, DSR); in di_handle_invalid_state()
327 di_write_busy_wait(imxdi, DSR_TCO, DSR); in di_handle_invalid_state()
334 return di_handle_valid_state(imxdi, __raw_readl(imxdi->ioaddr + DSR)); in di_handle_invalid_state()
377 DSR_MCO | DSR_TCO), DSR); in di_handle_invalid_and_failure_state()
379 dsr = readl(imxdi->ioaddr + DSR); in di_handle_invalid_and_failure_state()
391 di_write_busy_wait(imxdi, DSR_SVF, DSR); in di_handle_invalid_and_failure_state()
394 dsr = readl(imxdi->ioaddr + DSR); in di_handle_invalid_and_failure_state()
415 dsr = readl(imxdi->ioaddr + DSR); in di_handle_state()
[all …]
/Linux-v5.15/drivers/net/wan/
Dhd64570.h130 #define DSR 0x10 /* DMA Status */ macro
131 #define DSR_RX(node) (DSR + (node ? DMAC1RX_OFFSET : DMAC0RX_OFFSET))
132 #define DSR_TX(node) (DSR + (node ? DMAC1TX_OFFSET : DMAC0TX_OFFSET))
/Linux-v5.15/arch/arm/boot/dts/
Dam335x-netcom-plus-2xx.dts28 AM33XX_PADCONF(AM335X_PIN_LCD_HSYNC, PIN_INPUT_PULLDOWN, MUX_MODE7) /* DSR */
41 AM33XX_PADCONF(AM335X_PIN_GPMC_AD13, PIN_INPUT_PULLDOWN, MUX_MODE7) /* DSR */
Dam335x-baltos-ir3220.dts34 …3XX_PADCONF(AM335X_PIN_LCD_HSYNC, PIN_INPUT_PULLDOWN, MUX_MODE7) /* lcd_hsync.gpio2[23] DSR */
47 …3XX_PADCONF(AM335X_PIN_GPMC_AD13, PIN_INPUT_PULLDOWN, MUX_MODE7) /* gpmc_ad13.gpio1[13] DSR */
Dam335x-baltos-ir5221.dts42 …3XX_PADCONF(AM335X_PIN_LCD_HSYNC, PIN_INPUT_PULLDOWN, MUX_MODE7) /* lcd_hsync.gpio2[23] DSR */
55 …3XX_PADCONF(AM335X_PIN_GPMC_AD13, PIN_INPUT_PULLDOWN, MUX_MODE7) /* gpmc_ad13.gpio1[13] DSR */
Dam335x-baltos-ir2110.dts28 …3XX_PADCONF(AM335X_PIN_LCD_HSYNC, PIN_INPUT_PULLDOWN, MUX_MODE7) /* lcd_hsync.gpio2[23] DSR */
Dimx6dl-eckelmann-ci4x10.dts233 MX6QDL_PAD_EIM_D25__GPIO3_IO25 0x0001b010 /* DSR */
245 MX6QDL_PAD_NANDF_CS3__GPIO6_IO16 0x0001b010 /* DSR */
Dgemini-dlink-dir-685.dts113 /* Collides with LPC_LAD[2], UART DSR, SSP ECLK pins */
Dimx6qdl-colibri.dtsi641 /* Additional DTR, DSR, DCD */
Dimx7-colibri.dtsi937 MX7D_PAD_LPSR_GPIO1_IO07__GPIO1_IO7 0x14 /* DSR */
Dimx6qdl-apalis.dtsi844 /* Additional DTR, DSR, DCD */
/Linux-v5.15/drivers/staging/octeon-usb/
DTODO2 D-Link DSR-1000N and EBH5600 evaluation board with USB mass storage.
/Linux-v5.15/arch/mips/boot/dts/cavium-octeon/
Ddlink_dsr-500n.dts3 * Device tree source for D-Link DSR-500N.
Ddlink_dsr-1000n.dts3 * Device tree source for D-Link DSR-1000N.
Ddlink_dsr-500n-1000n.dtsi3 * Device tree source for D-Link DSR-500N/1000N (common parts).
/Linux-v5.15/Documentation/usb/
Diuu_phoenix.rst44 0=none, 1=CD, 2=!CD, 3=DSR, 4=!DSR, 5=CTS, 6=!CTS, 7=RING, 8=!RING (int)
Dusb-serial.rst340 Queries of inputs (CTS,DSR,CD,RI) show the last
456 implemented. Support for finding out about DSR and CTS line status is
/Linux-v5.15/Documentation/devicetree/bindings/soc/fsl/cpm_qe/
Dserial.txt14 CTS, RTS, DCD, DSR, DTR, and RI.
/Linux-v5.15/Documentation/devicetree/bindings/serial/
Dcirrus,clps711x-uart.txt11 - {rts,cts,dtr,dsr,rng,dcd}-gpios: specify a GPIO for RTS/CTS/DTR/DSR/RI/DCD
/Linux-v5.15/Documentation/arm/sa1100/
Dassabet.rst253 Radio: TX, RX, CTS, DSR, DCD, RI
255 - COM: TX, RX, CTS, DSR, DCD, RTS, DTR, PM
294 - COM1,2: TX, RX, CTS, DSR, DCD, RTS, DTR
/Linux-v5.15/Documentation/devicetree/bindings/mfd/
Datmel-usart.txt38 - {rts,cts,dtr,dsr,rng,dcd}-gpios: specify a GPIO for RTS/CTS/DTR/DSR/RI/DCD line respectively.
/Linux-v5.15/drivers/tty/
Dnozomi.c241 unsigned int DSR:1; member
296 unsigned int DSR:1; member
946 if (old_ctrl.DSR != ctrl_dl.DSR) in receive_flow_control()
1667 | (ctrl_dl->DSR ? TIOCM_DSR : 0) in ntty_tiocmget()
/Linux-v5.15/drivers/dma/dw/
Dregs.h52 DW_REG(DSR);
/Linux-v5.15/Documentation/driver-api/serial/
Ddriver.rst111 - TIOCM_DSR state of DSR signal
115 the port does not support CTS, DCD or DSR, the driver should
/Linux-v5.15/arch/arm64/boot/dts/freescale/
Dimx8mm-venice-gw7902.dts839 MX8MM_IOMUXC_SAI1_RXD2_GPIO4_IO4 0x140 /* DSR */

12