Home
last modified time | relevance | path

Searched refs:DPG0_DPG_CONTROL__DPG_VRES__SHIFT (Results 1 – 7 of 7) sorted by relevance

/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_0_3_sh_mask.h13618 #define DPG0_DPG_CONTROL__DPG_VRES__SHIFT … macro
Ddcn_2_1_0_sh_mask.h25501 #define DPG0_DPG_CONTROL__DPG_VRES__SHIFT … macro
Ddcn_3_0_1_sh_mask.h21712 #define DPG0_DPG_CONTROL__DPG_VRES__SHIFT … macro
Ddcn_3_1_2_sh_mask.h27915 #define DPG0_DPG_CONTROL__DPG_VRES__SHIFT … macro
Ddcn_3_0_2_sh_mask.h24735 #define DPG0_DPG_CONTROL__DPG_VRES__SHIFT … macro
Ddcn_2_0_0_sh_mask.h28850 #define DPG0_DPG_CONTROL__DPG_VRES__SHIFT … macro
Ddcn_3_0_0_sh_mask.h27968 #define DPG0_DPG_CONTROL__DPG_VRES__SHIFT … macro