Home
last modified time | relevance | path

Searched refs:DMCU_INTERRUPT_STATUS__VBLANK4_INT_CLEAR_MASK (Results 1 – 14 of 14) sorted by relevance

/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_sh_mask.h5803 #define DMCU_INTERRUPT_STATUS__VBLANK4_INT_CLEAR_MASK 0x08000000L macro
Ddce_8_0_sh_mask.h7963 #define DMCU_INTERRUPT_STATUS__VBLANK4_INT_CLEAR_MASK 0x8000000 macro
Ddce_11_0_sh_mask.h6893 #define DMCU_INTERRUPT_STATUS__VBLANK4_INT_CLEAR_MASK 0x8000000 macro
Ddce_10_0_sh_mask.h6991 #define DMCU_INTERRUPT_STATUS__VBLANK4_INT_CLEAR_MASK 0x8000000 macro
Ddce_11_2_sh_mask.h7965 #define DMCU_INTERRUPT_STATUS__VBLANK4_INT_CLEAR_MASK 0x8000000 macro
Ddce_12_0_sh_mask.h4916 #define DMCU_INTERRUPT_STATUS__VBLANK4_INT_CLEAR_MASK … macro
/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_0_3_sh_mask.h1538 #define DMCU_INTERRUPT_STATUS__VBLANK4_INT_CLEAR_MASK … macro
Ddcn_2_1_0_sh_mask.h2384 #define DMCU_INTERRUPT_STATUS__VBLANK4_INT_CLEAR_MASK … macro
Ddcn_3_0_1_sh_mask.h2525 #define DMCU_INTERRUPT_STATUS__VBLANK4_INT_CLEAR_MASK … macro
Ddcn_1_0_sh_mask.h3878 #define DMCU_INTERRUPT_STATUS__VBLANK4_INT_CLEAR_MASK … macro
Ddcn_3_1_2_sh_mask.h2001 #define DMCU_INTERRUPT_STATUS__VBLANK4_INT_CLEAR_MASK … macro
Ddcn_3_0_2_sh_mask.h2455 #define DMCU_INTERRUPT_STATUS__VBLANK4_INT_CLEAR_MASK … macro
Ddcn_2_0_0_sh_mask.h2652 #define DMCU_INTERRUPT_STATUS__VBLANK4_INT_CLEAR_MASK … macro
Ddcn_3_0_0_sh_mask.h2521 #define DMCU_INTERRUPT_STATUS__VBLANK4_INT_CLEAR_MASK … macro