Home
last modified time | relevance | path

Searched refs:DMCU_INTERRUPT_STATUS__VBLANK1_INT_CLEAR__SHIFT (Results 1 – 14 of 14) sorted by relevance

/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_sh_mask.h5792 #define DMCU_INTERRUPT_STATUS__VBLANK1_INT_CLEAR__SHIFT 0x00000018 macro
Ddce_8_0_sh_mask.h7952 #define DMCU_INTERRUPT_STATUS__VBLANK1_INT_CLEAR__SHIFT 0x18 macro
Ddce_11_0_sh_mask.h6882 #define DMCU_INTERRUPT_STATUS__VBLANK1_INT_CLEAR__SHIFT 0x18 macro
Ddce_10_0_sh_mask.h6980 #define DMCU_INTERRUPT_STATUS__VBLANK1_INT_CLEAR__SHIFT 0x18 macro
Ddce_11_2_sh_mask.h7954 #define DMCU_INTERRUPT_STATUS__VBLANK1_INT_CLEAR__SHIFT 0x18 macro
Ddce_12_0_sh_mask.h4856 #define DMCU_INTERRUPT_STATUS__VBLANK1_INT_CLEAR__SHIFT … macro
/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_0_3_sh_mask.h1506 #define DMCU_INTERRUPT_STATUS__VBLANK1_INT_CLEAR__SHIFT … macro
Ddcn_2_1_0_sh_mask.h2328 #define DMCU_INTERRUPT_STATUS__VBLANK1_INT_CLEAR__SHIFT … macro
Ddcn_3_0_1_sh_mask.h2469 #define DMCU_INTERRUPT_STATUS__VBLANK1_INT_CLEAR__SHIFT … macro
Ddcn_1_0_sh_mask.h3822 #define DMCU_INTERRUPT_STATUS__VBLANK1_INT_CLEAR__SHIFT … macro
Ddcn_3_1_2_sh_mask.h1945 #define DMCU_INTERRUPT_STATUS__VBLANK1_INT_CLEAR__SHIFT … macro
Ddcn_3_0_2_sh_mask.h2399 #define DMCU_INTERRUPT_STATUS__VBLANK1_INT_CLEAR__SHIFT … macro
Ddcn_2_0_0_sh_mask.h2596 #define DMCU_INTERRUPT_STATUS__VBLANK1_INT_CLEAR__SHIFT … macro
Ddcn_3_0_0_sh_mask.h2465 #define DMCU_INTERRUPT_STATUS__VBLANK1_INT_CLEAR__SHIFT … macro