Home
last modified time | relevance | path

Searched refs:DMCU_EVENT_TRIGGER__UC_INTERNAL_INT_CODE_MASK (Results 1 – 14 of 14) sorted by relevance

/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_sh_mask.h5687 #define DMCU_EVENT_TRIGGER__UC_INTERNAL_INT_CODE_MASK 0x007f0000L macro
Ddce_8_0_sh_mask.h7777 #define DMCU_EVENT_TRIGGER__UC_INTERNAL_INT_CODE_MASK 0x7f0000 macro
Ddce_11_0_sh_mask.h6715 #define DMCU_EVENT_TRIGGER__UC_INTERNAL_INT_CODE_MASK 0x7f0000 macro
Ddce_10_0_sh_mask.h6821 #define DMCU_EVENT_TRIGGER__UC_INTERNAL_INT_CODE_MASK 0x7f0000 macro
Ddce_11_2_sh_mask.h7795 #define DMCU_EVENT_TRIGGER__UC_INTERNAL_INT_CODE_MASK 0x7f0000 macro
Ddce_12_0_sh_mask.h4740 #define DMCU_EVENT_TRIGGER__UC_INTERNAL_INT_CODE_MASK … macro
/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_0_3_sh_mask.h1418 #define DMCU_EVENT_TRIGGER__UC_INTERNAL_INT_CODE_MASK … macro
Ddcn_2_1_0_sh_mask.h2216 #define DMCU_EVENT_TRIGGER__UC_INTERNAL_INT_CODE_MASK … macro
Ddcn_3_0_1_sh_mask.h2358 #define DMCU_EVENT_TRIGGER__UC_INTERNAL_INT_CODE_MASK … macro
Ddcn_1_0_sh_mask.h3710 #define DMCU_EVENT_TRIGGER__UC_INTERNAL_INT_CODE_MASK … macro
Ddcn_3_1_2_sh_mask.h1833 #define DMCU_EVENT_TRIGGER__UC_INTERNAL_INT_CODE_MASK … macro
Ddcn_3_0_2_sh_mask.h2287 #define DMCU_EVENT_TRIGGER__UC_INTERNAL_INT_CODE_MASK … macro
Ddcn_2_0_0_sh_mask.h2484 #define DMCU_EVENT_TRIGGER__UC_INTERNAL_INT_CODE_MASK … macro
Ddcn_3_0_0_sh_mask.h2353 #define DMCU_EVENT_TRIGGER__UC_INTERNAL_INT_CODE_MASK … macro