Home
last modified time | relevance | path

Searched refs:DIG1_TMDS_CNTL__TMDS_SYNC_PHASE__SHIFT (Results 1 – 9 of 9) sorted by relevance

/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_0_3_sh_mask.h20216 #define DIG1_TMDS_CNTL__TMDS_SYNC_PHASE__SHIFT macro
Ddcn_2_1_0_sh_mask.h37531 #define DIG1_TMDS_CNTL__TMDS_SYNC_PHASE__SHIFT macro
Ddcn_3_0_1_sh_mask.h31429 #define DIG1_TMDS_CNTL__TMDS_SYNC_PHASE__SHIFT macro
Ddcn_1_0_sh_mask.h32183 #define DIG1_TMDS_CNTL__TMDS_SYNC_PHASE__SHIFT macro
Ddcn_3_1_2_sh_mask.h35702 #define DIG1_TMDS_CNTL__TMDS_SYNC_PHASE__SHIFT macro
Ddcn_3_0_2_sh_mask.h36078 #define DIG1_TMDS_CNTL__TMDS_SYNC_PHASE__SHIFT macro
Ddcn_2_0_0_sh_mask.h41481 #define DIG1_TMDS_CNTL__TMDS_SYNC_PHASE__SHIFT macro
Ddcn_3_0_0_sh_mask.h40870 #define DIG1_TMDS_CNTL__TMDS_SYNC_PHASE__SHIFT macro
/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_12_0_sh_mask.h38903 #define DIG1_TMDS_CNTL__TMDS_SYNC_PHASE__SHIFT macro