Home
last modified time | relevance | path

Searched refs:D1VGA_CONTROL__D1VGA_TIMING_SELECT_MASK (Results 1 – 16 of 16) sorted by relevance

/Linux-v5.15/drivers/gpu/drm/amd/amdgpu/
Dcik.c990 D1VGA_CONTROL__D1VGA_TIMING_SELECT_MASK))); in cik_read_disabled_bios()
993 D1VGA_CONTROL__D1VGA_TIMING_SELECT_MASK))); in cik_read_disabled_bios()
Dvi.c611 D1VGA_CONTROL__D1VGA_TIMING_SELECT_MASK))); in vi_read_disabled_bios()
/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_sh_mask.h2515 #define D1VGA_CONTROL__D1VGA_TIMING_SELECT_MASK 0x00000100L macro
Ddce_8_0_sh_mask.h11025 #define D1VGA_CONTROL__D1VGA_TIMING_SELECT_MASK 0x100 macro
Ddce_11_0_sh_mask.h11221 #define D1VGA_CONTROL__D1VGA_TIMING_SELECT_MASK 0x100 macro
Ddce_10_0_sh_mask.h11409 #define D1VGA_CONTROL__D1VGA_TIMING_SELECT_MASK 0x100 macro
Ddce_11_2_sh_mask.h12475 #define D1VGA_CONTROL__D1VGA_TIMING_SELECT_MASK 0x100 macro
Ddce_12_0_sh_mask.h2089 #define D1VGA_CONTROL__D1VGA_TIMING_SELECT_MASK … macro
/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_0_3_sh_mask.h126 #define D1VGA_CONTROL__D1VGA_TIMING_SELECT_MASK … macro
Ddcn_2_1_0_sh_mask.h140 #define D1VGA_CONTROL__D1VGA_TIMING_SELECT_MASK … macro
Ddcn_3_0_1_sh_mask.h537 #define D1VGA_CONTROL__D1VGA_TIMING_SELECT_MASK … macro
Ddcn_1_0_sh_mask.h1639 #define D1VGA_CONTROL__D1VGA_TIMING_SELECT_MASK … macro
Ddcn_3_1_2_sh_mask.h7185 #define D1VGA_CONTROL__D1VGA_TIMING_SELECT_MASK … macro
Ddcn_3_0_2_sh_mask.h139 #define D1VGA_CONTROL__D1VGA_TIMING_SELECT_MASK … macro
Ddcn_2_0_0_sh_mask.h139 #define D1VGA_CONTROL__D1VGA_TIMING_SELECT_MASK … macro
Ddcn_3_0_0_sh_mask.h119 #define D1VGA_CONTROL__D1VGA_TIMING_SELECT_MASK … macro