Home
last modified time | relevance | path

Searched refs:D15 (Results 1 – 25 of 30) sorted by relevance

12

/Linux-v5.15/arch/nds32/
DKconfig.cpu72 The data cache of N15/D15 is implemented as PIPT and it will not cause
78 A kernel built for N10 is able to run on N15, D15, N13, N10 or D10.
79 A kernel built for N15 is able to run on N15 or D15.
80 A kernel built for D10 is able to run on D10 or D15.
81 A kernel built for D15 is able to run on D15.
82 A kernel built for N13 is able to run on N15, N13 or D15.
93 bool "AndesCore D15"
/Linux-v5.15/drivers/pinctrl/aspeed/
Dpinctrl-aspeed-g4.c306 #define D15 32 macro
307 SIG_EXPR_LIST_DECL_SINGLE(D15, NCTS3, NCTS3, SIG_DESC_SET(SCU80, 16));
310 SIG_EXPR_LIST_DECL_DUAL(D15, GPIE0IN, GPIE0, GPIE);
311 PIN_DECL_2(D15, GPIOE0, NCTS3, GPIE0IN);
313 FUNC_GROUP_DECL(NCTS3, D15);
323 FUNC_GROUP_DECL(GPIE0, D15, C15);
1991 ASPEED_PINCTRL_PIN(D15),
2448 ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, D15, B14, SCU8C, 20),
2449 ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE, D15, B14, SCU8C, 20),
2538 ASPEED_SB_PINCONF(PIN_CONFIG_INPUT_DEBOUNCE, D15, C15, SCUA8, 24),
Dpinctrl-aspeed-g5.c459 #define D15 54 macro
460 SIG_EXPR_LIST_DECL_SINGLE(D15, SGPS2I0, SGPS2, COND1, SGPS2_DESC);
461 SIG_EXPR_LIST_DECL_SINGLE(D15, SALT3, SALT3, COND1, SIG_DESC_SET(SCU84, 6));
462 PIN_DECL_2(D15, GPIOG6, SGPS2I0, SALT3);
463 FUNC_GROUP_DECL(SALT3, D15);
471 FUNC_GROUP_DECL(SGPS2, E17, D16, D15, E14);
1979 ASPEED_PINCTRL_PIN(D15),
Dpinctrl-aspeed-g6.c673 #define D15 88 macro
674 SIG_EXPR_LIST_DECL_SESG(D15, SCL9, I2C9, SIG_DESC_SET(SCU418, 24));
675 PIN_DECL_1(D15, GPIOL0, SCL9);
681 FUNC_GROUP_DECL(I2C9, D15, A14);
1790 ASPEED_PINCTRL_PIN(D15),
/Linux-v5.15/arch/arm/boot/dts/
Dam335x-boneblue.dts455 "UART1_TX", /* D15 */
Dste-ux500-samsung-gavini.dts597 /* Data lines D12-D15 GPIO82..GPIO85 */
Dste-ux500-samsung-codina.dts846 /* Data lines D12-D15 GPIO82..GPIO85 */
Dste-ux500-samsung-janice.dts659 /* Data lines D12-D15 GPIO82..GPIO85 */
Dsama5d4.dtsi888 AT91_PIOB 25 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* conflicts with D15 and TDO */
/Linux-v5.15/arch/arm64/boot/dts/ti/
Dk3-am642-evm.dts208 AM64X_IOPAD(0x0230, PIN_INPUT, 0) /* (D15) UART0_RXD */
/Linux-v5.15/drivers/pinctrl/renesas/
Dpfc-r8a77970.c219 #define IP7_3_0 FM(VI1_FIELD) FM(SDA4) FM(IRQ5) FM(D15) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F…
649 PINMUX_IPSR_GPSR(IP7_3_0, D15),
Dpfc-r8a77980.c252 #define IP7_3_0 FM(VI1_FIELD) FM(SDA4) F_(0, 0) FM(D15) FM(MMC_D7) F_(0, 0) F_(0, 0) F_(0, 0)…
721 PINMUX_IPSR_GPSR(IP7_3_0, D15),
Dpfc-r8a77990.c69 #define GPSR0_15 F_(D15, IP7_19_16)
275 #define IP7_19_16 FM(D15) FM(MSIOF2_SS1_A) FM(HTX3_A) FM(MSIOF3_SS1_A) F_(0, 0) FM(DU_DG3) F_(0…
947 PINMUX_IPSR_GPSR(IP7_19_16, D15),
Dpfc-sh7734.c802 PINMUX_IPSR_GPSR(IP3_1_0, D15),
1441 GPIO_FN(D15), GPIO_FN(SCK2_B),
Dpfc-r8a77950.c81 #define GPSR0_15 F_(D15, IP7_11_8)
313 #define IP7_11_8 FM(D15) FM(LCDOUT7) FM(MSIOF3_SS2_A) FM(HTX3_C) FM(VI4_DATA7_A) F_(0, 0) FM(DU…
1014 PINMUX_IPSR_GPSR(IP7_11_8, D15),
Dpfc-r8a77951.c81 #define GPSR0_15 F_(D15, IP7_11_8)
314 #define IP7_11_8 FM(D15) FM(LCDOUT7) FM(MSIOF3_SS2_A) FM(HTX3_C) FM(VI4_DATA7_A) F_(0, 0) FM(DU…
1021 PINMUX_IPSR_GPSR(IP7_11_8, D15),
Dpfc-r8a7796.c86 #define GPSR0_15 F_(D15, IP7_11_8)
321 #define IP7_11_8 FM(D15) FM(LCDOUT7) FM(MSIOF3_SS2_A) FM(HTX3_C) FM(VI4_DATA7_A) F_(0, 0) FM(DU…
1025 PINMUX_IPSR_GPSR(IP7_11_8, D15),
Dpfc-r8a77965.c86 #define GPSR0_15 F_(D15, IP7_11_8)
321 #define IP7_11_8 FM(D15) FM(LCDOUT7) FM(MSIOF3_SS2_A) FM(HTX3_C) FM(VI4_DATA7_A) F_(0, 0) FM(DU…
1027 PINMUX_IPSR_GPSR(IP7_11_8, D15),
Dpfc-sh7264.c1289 GPIO_FN(D15),
Dpfc-r8a779a0.c410 #define IP1SR2_27_24 FM(GP2_14) FM(IRQ4) FM(MSIOF5_SS1) F_(0, 0) F_(0, 0) FM(D15) F_(0, 0) F_(0,…
1023 PINMUX_IPSR_MSEL(IP1SR2_27_24, D15, SEL_I2C6_0),
Dpfc-r8a7792.c372 PINMUX_SINGLE(D15),
Dpfc-r8a73a4.c347 F1(D15), F5(GIO_OUT15),
Dpfc-sh7757.c1441 GPIO_FN(D15),
Dpfc-sh7724.c1394 GPIO_FN(D15),
/Linux-v5.15/drivers/pinctrl/
Dpinctrl-pic32.c1196 PIC32_PINCTRL_GROUP(63, D15,

12