Searched refs:CLK_TOP_VENC_SEL (Results 1 – 12 of 12) sorted by relevance
| /Linux-v5.15/Documentation/devicetree/bindings/media/ |
| D | mediatek-vcodec.txt | 104 clocks = <&topckgen CLK_TOP_VENC_SEL>;
106 assigned-clocks = <&topckgen CLK_TOP_VENC_SEL>;
|
| /Linux-v5.15/include/dt-bindings/clock/ |
| D | mt8135-clk.h | 86 #define CLK_TOP_VENC_SEL 75 macro
|
| D | mt8173-clk.h | 98 #define CLK_TOP_VENC_SEL 88 macro
|
| D | mt2712-clk.h | 135 #define CLK_TOP_VENC_SEL 104 macro
|
| D | mt8192-clk.h | 63 #define CLK_TOP_VENC_SEL 51 macro
|
| /Linux-v5.15/Documentation/devicetree/bindings/soc/mediatek/ |
| D | scpsys.txt | 68 <&topckgen CLK_TOP_VENC_SEL>,
|
| /Linux-v5.15/drivers/clk/mediatek/ |
| D | clk-mt8135.c | 371 MUX_GATE(CLK_TOP_VENC_SEL, "venc_sel", venc_parents, 0x0150, 8, 3, 15),
|
| D | clk-mt8173.c | 549 MUX_GATE(CLK_TOP_VENC_SEL, "venc_sel", venc_parents, 0x0050, 16, 4, 23),
|
| D | clk-mt2712.c | 749 MUX_GATE(CLK_TOP_VENC_SEL, "venc_sel",
|
| D | clk-mt8192.c | 826 MUX_GATE_CLR_SET_UPD(CLK_TOP_VENC_SEL, "venc_sel",
|
| /Linux-v5.15/arch/arm64/boot/dts/mediatek/ |
| D | mt8173.dtsi | 475 <&topckgen CLK_TOP_VENC_SEL>;
1479 clocks = <&topckgen CLK_TOP_VENC_SEL>;
1481 assigned-clocks = <&topckgen CLK_TOP_VENC_SEL>;
|
| D | mt2712e.dtsi | 287 <&topckgen CLK_TOP_VENC_SEL>,
|
