Home
last modified time | relevance | path

Searched refs:CLK_TOP_SCP_SEL (Results 1 – 13 of 13) sorted by relevance

/Linux-v5.15/include/dt-bindings/clock/
Dmt7629-clk.h102 #define CLK_TOP_SCP_SEL 92 macro
Dmt7622-clk.h87 #define CLK_TOP_SCP_SEL 75 macro
Dmt8173-clk.h113 #define CLK_TOP_SCP_SEL 103 macro
Dmt6765-clk.h134 #define CLK_TOP_SCP_SEL 99 macro
Dmt2701-clk.h105 #define CLK_TOP_SCP_SEL 94 macro
Dmt8192-clk.h14 #define CLK_TOP_SCP_SEL 2 macro
/Linux-v5.15/drivers/clk/mediatek/
Dclk-mt7629.c529 MUX_GATE(CLK_TOP_SCP_SEL, "scp_sel", scp_parents,
Dclk-mt7622.c561 MUX_GATE(CLK_TOP_SCP_SEL, "scp_sel", ddrphycfg_parents,
Dclk-mt2701.c526 MUX_GATE(CLK_TOP_SCP_SEL, "scp_sel", scp_parents,
Dclk-mt8173.c568 MUX_GATE(CLK_TOP_SCP_SEL, "scp_sel", scp_parents, 0x0090, 8, 3, 15),
Dclk-mt8192.c714 MUX_GATE_CLR_SET_UPD(CLK_TOP_SCP_SEL, "scp_sel",
Dclk-mt6765.c376 MUX_GATE_CLR_SET_UPD(CLK_TOP_SCP_SEL, "scp_sel", scp_parents, CLK_CFG_0,
/Linux-v5.15/arch/arm64/boot/dts/mediatek/
Dmt8173.dtsi571 clocks = <&topckgen CLK_TOP_SCP_SEL>;